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ABSTRACT
With the continuously expanding of market for portable devices such as wireless
communication devices, portable computers, consumer electronics and implantable
medical devices, low power is becoming increasingly important in integrated circuits.
The low power design can increase operation time and/or utilize a smaller size and
lighter-weight battery. In this dissertation, several low power complementary metaloxide-semiconductor (CMOS) integrated circuit design techniques are investigated.
A metal-oxide-semiconductor field effect transistor (MOSFET) can be operated at
a lower voltage by forward-biasing the source-substrate junction. This approach has been
investigated in detail and used to designing an ultra-low power CMOS operational
amplifier for operation at ± 0.4 V. The issue of CMOS latchup and noise has been
investigated in detail because of the forward biasing of the substrates of MOSFETs in
CMOS. With increasing forward body-bias, the leakage current increases significantly.
Dynamic threshold MOSFET (DTMOS) technique is proposed to overcome the
drawback which is inherent in a forward-biased MOSFET. By using the DTMOS method
with the forward source-body biased MOSFET, two low-power low-voltage CMOS
VLSI circuits that of a CMOS analog multiplexer and a Schmitt trigger circuits are
designed. In this dissertation, an adaptive body-bias technique is proposed. Adaptive
body-bias voltage is generated for several operational frequencies. Another issue, which
the chip design community is facing, is the development of portable, cost effective and
low power supply voltage. This dissertation proposes a new cost-effective DC/DC
converter design in standard 1.5 µm n-well CMOS, which adopts a delay-line controller
for voltage regulation.

xi

CHAPTER 1
INTRODUCTION
With continuous expansion of market for portable light weight systems such as
cellular phones, computers, consumer electronics items and implantable medical chips,
low-power and thus, low-voltage design has become important in integrated circuits. The
low-voltage/low-power design can increase operation time between battery recharging
cycle and/or utilize a smaller size or a lighter-weight battery. Among several available
technologies such as bipolar junction transistor (BJT), gallium arsenide (GaAs),
complementary metal-oxide-semiconductor (CMOS), bipolar-CMOS (BiCMOS) [1-3],
the CMOS technology has played a key and dominant role toward the development of
low power portable devices for varied applications. For more than ten years, several low
power CMOS design techniques have been investigated that include basic circuit design
modification, architecture changes for implementing desired functions using low
threshold voltage devices, power down strategies, optimization of transistor size, supply
voltage scaling, along with other possible techniques [4-6]. In the following section,
historic development and literature review on low-power CMOS design techniques are
reviewed.
Low-power design drew attention beginning in 1990 with expansion in portable
electronic market. An overview describing change in power dissipation of CMOS circuits
changed since 1980 has been given by Kuroda and Sakurai [7]. Commercial digital signal
processor (DSP) and microprocessor unit (MPU) were used as examples.

Power

dissipation of commercial CMOS circuits has increased since then due to increased clock
frequency. For example, in 1982, power dissipation of a 5 V DSP chip was 0.1 W and
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increased to 10 W in 1991. Power dissipation peaked in 1990-1991. After 1991, power
dissipation of commercial CMOS chips have decreased due to increasing demand of large
number of portable systems such as notebook computers and cellular phones where very
low to ultra-low power dissipation is a primary requirement.
In 1996, Montanaro et al. [8] discussed typical power saving techniques related to
a low power CMOS microprocessor design. They used a DEC Alpha 20164 CMOS
microprocessor as a benchmark and reported power dissipation of 26 W at 200 MHz and
3.45 V supply voltage. Among several reported methods, method-1 reduces functions of
a microprocessor (e.g. floating point function is removed for some special target
applications). As a result, power dissipation is reduced by a factor of 3. Method-2 uses a
processing scaling technique, which reduces node capacitances, and thus the power
consumption. The power is reduced by a factor of 2 from 0.75 µm CMOS technology to
0.35 µm CMOS technology. In method-3, the capacitive load in the clock is reduced. The
power is reduced by a factor of 3 after the latch circuits are redesigned. Method-4 reduces
the clock rate from 200 MHz to 160 MHz, and the power dissipation is reduced by a
factor of 1.25. Method-5 reduces the power supply voltage, VDD from 3.45 V to 1.5 V.
The power dissipation is reduced by a factor of 5.3. Among these methods, the voltage
scaling technique is identified as a straightforward and also an aggressive technique due
to dependence of power dissipation on the square of the supply voltage value. The power
dissipation, Ptotal in digital CMOS circuits is summarized in the following relation [1]:
Ptotal = pt • (C L • V • VDD ) • f clk + pt • ( I SC • VDD • t switch ) • f clk + I leakage • VDD .

(1.1)

The first term in Eq. (1.1) is the switching part of the total power dissipation, where CL is
the equivalent load capacitance and fclk is the clock frequency. V is the voltage swing and
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pt is the probability that a power dissipation transition occurs. The probability pt is also
called the activity factor and is normally taken to be unity. The voltage swing, V is same
as voltage supply, VDD except in pass-transistor based implementations where voltage
swing is reduced by the threshold voltage [2]. The second term in Eq. (1.1) is
characterized as a short-circuit power dissipation which is due to switching-on of both
transistors (n-MOS and p-MOS transistors) in CMOS for a switching time, tswitch and
characterized by the short circuit current, ISC. The third term is Eq. (1.1) is due to
subthreshold currents in MOSFETs and substrate injection effects. Ileakage is the leakage
current. The power-delay product or the energy per transition (Ptotal/fclk) can be obtained
from Eq. (1.1).
Neglecting short-circuit power dissipation part in comparison to the switching
power, Eq. (1.1) reduces to the following equation which is normally used in CMOS
design:

Ptotal = Pdynamic + Pstatic = CL • V 2 DD • f clk + I leakage • VDD .

(1.1a)

The first term in Eq. (1.1a) is characterized as the dynamic power dissipation,
Pdynamic and second term as the static power dissipation, Pstatic. It is inferred from Eq. (1.1a)
that with scaling down of VDD, dynamic power consumption is significantly reduced.
The 1997 International Technology Roadmap for Semiconductor (ITRS) report
[10] showed a clear trend of decreasing the supply voltage in CMOS circuit design. The
typical supply voltage of CMOS circuit was 5 V in 1980 and decreased to 2.5 V in 1997.
It projected below 1 V operation for 2010. Low voltage CMOS design is a powerful and
straightforward method to achieve low power dissipation.
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However, with low supply voltage, the voltage across gate and source of a MOS
transistor drops. Thus, low threshold voltage MOSFETs are required for operation at a
lower power supply voltage which requires a low threshold fabrication process. However,
this increases the fabrication cost. Low threshold voltage transistors can be achieved
utilizing present CMOS technologies by employing innovative circuit design techniques.
Chen et al. [11] proposed the back gate forward body-bias method in 1996 to lower
threshold voltage of a MOSFET in standard CMOS technology. Based on this method,
inverter with power supply voltage < 1 V was designed. Another low power design using
the forward body-bias is the dynamic threshold MOSFET (DTMOS) [12] technique
where the body is tied to the gate. This method forces a forward body-bias when the
transistor is on and a reverse body bias when the transistor is off. The DTMOS mode was
demonstrated for a 0.6 V low power CMOS circuits. The forward body-bias method was
used for the analog circuit design in 1998 by Blalock et al. [13]. A 1-V op-amp design in
a standard digital CMOS technology was proposed. However, the bulk-driven op-amp
design has disadvantages. The large bulk capacitance limits the frequency response and
reduces the input impedance. The differential gain or the first stage gain of the op-amp is
also reduced given the fact that the body-effect transconductance, gmb is less than the gate
transconductance, gm. To overcome above disadvantages, a sub-1 V CMOS amplifier
design using forward body-bias was presented by Lehmann and Cassia [14] in 2001. A
46-53 dB open loop gain is acquired under 0.8 V operation compared to 44 dB open loop
gain obtained under 1-V operation of bulk-driven design. In this dissertation, a ± 0.4 V
CMOS amplifier is designed using the forward body-bias method incorporating a level
shift architecture which further lowers the power supply voltage requirement. A cascode
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output stage increases the open-loop gain. Other low power techniques such as the
modified DTMOS technique, adaptive bias generator and adaptive power supply voltage
are also developed in this work. In the following section, a forward body-bias MOSFET
method is described.
1.1

Forward Body-Bias Method
MOSFET is traditionally treated as a three-terminal device in a circuit design as

shown in Fig. 1.1 where source and substrate terminal are shorted. It implies that the
MOSFET operates as a zero-biased threshold device. On the other hand, a forward or
reverse bias can be applied between the source and substrate of a MOSFET when used as
a four-terminal device. Under the reverse body-bias, the MOSFET threshold voltage is
increased. Under the forward body-bias, the MOSFET threshold voltage is reduced. The
relationship between the threshold voltage and the body-bias is described in Chapter 2 in
detail. Figure 1.2 (a) shows a standard CMOS inverter with shorted body-source
transistors. Figure 1.2 (b) shows a CMOS inverter under forward body-bias conditions
where the MOSFET is used as a four terminal device.
The back gate forward body-bias method shown in Fig. 1.2 (b) is compatible with
CMOS processes. The threshold voltage of MOS transistors can be reduced electrically
without any technology modification. In [13], MOS transistor has been used as a fourterminal device with drive-in voltage applied to the bulk or the substrate as shown in Fig.
1.3. In Fig. 1.3, a 1-V op-amp was designed using the bulk-drive technique, which
provided an important solution to the threshold voltage limitation. A drawback of the
bulk-driven technique is that it reduces the input impedance of an amplifier. Recently, the
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Figure 1.1: MOSFET as a three-terminal device (a) n-MOSFET (b) p-MOSFET. Here, S,
G, D and B, respectively indicate source, gate, drain and substrate.
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Figure 1.2: CMOS inverter under (a) body-source short and (b) forward-body bias
conditions. The VBS,N is the forward body-bias across the n-MOSFET and VSB,P is the
forward body-bias across the p-MOSFET.
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Figure 1.3: Circuit diagram of a bulk-driven CMOS amplifier.
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back-gate forward bias technique has been used extensively to design low power digital
and analog circuits [13-17].
In the following section, a major problem associated with amplifier-noise is
introduced. A model is proposed for analysis and design of CMOS integrated circuits for
digital and mixed-signal application.
1.2

Noise of Forward-Bias MOSFET
Noise is a major problem in amplifiers designed for low voltage applications.

Flicker noise, thermal noise and shot noise are three types of noises associated with
devices. Flicker noise also known as the 1/f noise is due to fluctuation in processing
parameters and dominates at lower frequencies in a MOSFET. It is expressed as follows
[18]:
v flic ker

2

=α

∆f

ID

(1.2)

2

gm f
2

where v flic ker / ∆f is the flicker noise voltage spectral density of the MOSFET, α is a
constant for a given device. ID is the drain current, f is the operational frequency and gm is
the device transconductance.
The thermal noise is caused by the random thermal motion of the electrons in the
channel of a MOSFET. It is described by [18]
2

vthermal
8
1
= kT
∆f
3
gm

(1.3)

2

where vthermal / ∆f is the thermal noise voltage spectral density related to Vgs of the
MOSFET in saturation, k is the Boltzman’s constant, T is absolute temperature and gm is
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device transconductance. Thermal noise is inversely proportional to transconductance,
gm.
The shot noise is caused by the transport of carriers across the p-n junction. The
transport is a random event since each carrier has a different energy and a velocity toward
the junction. The shot noise in a diode is described by [18]
2

is
= 2qI D C
∆f

(1.4)

2

where is / ∆f is the shot noise current spectral density and is proportional to dc current,
IDC in a p-n junction.
Recently, 1/f noise has been reported in a forward body-biased MOSFETs [19]. A
more complete analysis of noise associated with a forward body-biased MOSSFET is
conducted in the dissertation. The noise models are developed for a forward body-biased
MOSFET and used in the noise analysis of a 0.8 V forward body-biased CMOS
operational amplifier design [20, 21].
In the following section, the dynamic threshold MOSFET (DTMOS) technique is
described which is used in conjunction with the back gate forward-body bias method in
designing low-power CMOS integrated circuits.
1.3

Dynamic Threshold MOSFET
The forward body-bias technique reduces the threshold voltage of a MOSFET.

However, low threshold voltage increases the leakage current. In another method, gate is
connected to the substrate [12] to obtain a dynamic threshold MOSFET (DTMOS). This
method can be used in conjunction with the back-gate forward-bias method in designing
low power CMOS circuits. Figure 1.4 shows a dynamic threshold MOSFET (DTMOS)
inverter. This method lowers the threshold voltage when the transistor is turned on and
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Figure 1.4: Circuit diagram of a DTMOS inverter.
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increases the threshold voltage when the transistor is off. Thus, the method can reduce
leakage current when the transistor is off.
In forward body-bias technique, forward body-bias should be limited to 0.4 V to
avoid latchup of CMOS [2] which is due to turning-on of associated npn and pnp
parasitic bipolar transistors. Figure 1.5 shows the vertical cross section of a CMOS
inverter with parasitic bipolar junction transistors.
From Fig. 1.5, it is seen that the forward body-bias may turn on the p-n junction
between the source and the substrate. In [15], it is reported that the forward body-bias
limited to 0.4 V does not causes latchup. In DTMOS design, supply voltage is therefore
limited to 0.4 V.
In the dissertation, we propose a modified DTMOS technique which can be
operated at a low supply voltage. Using the modified DTMOS technique, following two
practical circuits are designed: 1) a low voltage analog multiplexer and 2) a novel Schmitt
circuits. The analog multiplexer, which can be used in an integrated sensor with readout
circuits, preprocesses the signal from sensor to appropriate signal processing units such
as an operational amplifier and analog-to-digital converter. Thus, the multiplexer plays an
important role to select and transfer a signal from multi-channel inputs. Such circuits
efficiently reduce power consumption and have a longer battery operation time.
Integrating multiplexer and sensor on a chip will also reduce external noise, signal
distortion and improve the system performance. In the dissertation, a 0.8 V low voltage,
two-input analog multiplexer circuit is designed in a MOSIS 1.5 µm n-well CMOS
technology [22]. The circuit consists of transmission gates as switches and an inverter.
MOSFETs in the design of multiplexer use the dynamic body-bias method. The forward
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Figure 1.5: Cross section of a forward body-bias CMOS inverter including parasitic
bipolar transistors.
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body bias is limited to no more than 0.4 V to avoid CMOS latchup. The reverse body bias
is limited to 0.4 V and allows the MOSFET to turn-off fully and suppresses the
subthreshold leakage. The improved dynamic threshold MOSFET inverter achieves low
voltage operation and reduces signal leakage. The on-to-leakage ratio of the DTMOS
transmission gate is 120 dB.
Another novel digital circuit (Schmitt trigger) is designed using the DTMOS
technique where only four transistors are used. Schmitt triggers are widely used for
waveform shaping under noisy conditions in electronic circuits. In VLSI circuits, they are
often used at the chip input side and as single-ended receivers in DRAMs. Low power
novel Schmitt trigger circuits have been designed in MOSIS 1.5 µm n-well CMOS and
experimentally tested for operation at 1 V and 0.4 V [23]. The method exploits lowering
of the threshold voltage of a MOSFET under a forward-biased substrate. Dynamic bodybias method is incorporated in a feed-back loop. This combination of two methods has
significantly reduced the operational voltage and thus the power dissipation.
1.4

Adaptive Body-Bias Generator
In some digital circuits such as microprocessors, various modules or sub-circuits

are not necessarily required to operate under a fixed clock. Some of the modules or subcircuits may be in standby or operating at a low performance level, while the other
modules or sub-circuits may keep working at their highest performance level.
Furthermore, modules may work at different clock frequencies. When operation or the
switching frequency is high, low threshold voltage is needed. When operation or the
switching frequency is low, a high threshold voltage is helpful to reduce the total leakage
current. In such a circuit, varying body-bias can achieve optimized performance and
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power consumption. Thus, an adaptive body-bias generator is highly desirable to vary the
body-bias of a CMOS circuit. In this work, a simple adaptive body-bias technique is
proposed. Adaptive body-bias voltage is generated for various operational frequencies.
When operational frequency decreases, body-bias voltage is switched from a forward
body-bias to a reverse body-bias.
1.5

Dynamic Voltage Scaling
Dynamic voltage scaling (DVS) has proved to be an effective low-power design

technique in modern digital systems. In a DVS technique, a higher supply voltage is
applied when a digital integrated circuit (IC) is running at a high speed and a lower
supply voltage is applied when a digital IC is not in its peak performance such as noncritical path or standby mode. In a DVS technique, a smart power supply generator is
essential which generates adaptive supply voltage according to operational frequency.
Thus, another important issue, which the chip design community is facing, is the
development of a portable, cost effective power supply. DC/DC converter is found to be
the best solution in adaptive supply voltage generation [24-27]. A basic architecture of
DC/DC converter is shown in Figure 1.6.
In Fig. 1.6, S1 and S2 are switches. L and C are inductor and capacitor,
respectively which consist of a lossless low pass filter to achieve a small output ripple.
Vg is power supply voltage and Vout is output voltage. When S1 is ‘on’ and S2 is ‘off’,
the capacitor, C is charged. Charging current is given as

I=

Vg − Vout
L

(1.5)

T1

where T1 is the time when S1 is ‘on’.
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Figure 1.6: Basic architecture of a DC/DC converter.

16

When S2 is ‘on’ and S1 is ‘off’, the capacitor, C is discharged. Discharging current
is given by

I=

Vout
T2
L

(1.6)

where T2 is the time when S2 is ‘on’.
The output voltage is determined by the duty cycle of the control signal which is
generated by the controller. Recently digitally controlled DC/DC converter has drawn a
good attention due to its fast response, low power consumption and compatibility with
standard digital CMOS processes [25]. Several existing implementations of digital
controller need high-resolution, high-speed analog-to-digital (A/D) converter, which
occupies a large chip area and consumes significant power. The A/D converter samples
and converts the regulated output voltage into digital signals in a feedback loop to
determine the duty cycle of the control signal and thus the output voltage of DC/DC
converter. Its bandwidth limits the overall dynamic response of the power converter. The
delay-line based controllers reported in [26, 27] transform a voltage signal into a
frequency signal, and use digital signal processing circuits for the voltage regulation.
Power consumption of delay-line can be much lower than A/D converter
implementations.
For improved performance and better control, a pulse-train technique is proposed
in reference [28]. By adopting a pulse train instead of a fixed pulse as a gate control
signal of switches, the converter successfully avoids over-charging or discharging of the
capacitor through the inductor during transition. The output ripple voltage is reduced.
However, the pulse-train technique slows down the transient response since the converter
takes a longer time to deliver the energy to the load. In this dissertation, an adaptive
17

pulse-train technique [29] is proposed and implemented which is incorporated in delayline controller for the low ripple and fast transient response. An internal control signal
can enable pulse-train function for high-resolution regulation in steady mode and disable
it for the fast dynamic response in the transient mode.
1.6

Goals and Objectives
In the following chapters, the low power methodology, circuit design, simulation

results, post-layout measurements and experimental results are discussed.
Chapter 2 explains the forward body-bias method for low-voltage operation. A
basic model of a forward body-biased MOSFET is derived. A CMOS amplifier, which
incorporates the forward body-bias method and level shift current mirror, is designed.
The amplifier is designed in 1.5 µm n-well CMOS technology. Experimental results are
presented and compared with the corresponding simulated values.
Chapter 3 proposes a noise model for a forward body-bias MOSFET and an
amplifier. The simulation results for the noise analysis using the proposed noise model
are also described.
Chapter 4 explains the concept of dynamic threshold MOSFET (DTMOS). An
improved DTMOS multiplexer is designed, which consists of a DTMOS inverter and
switches. The mechanism of DTMOS is used in a feedback loop in a low voltage
Schmitt trigger circuit design. Experimental results are presented.
Chapter 5 proposes a CMOS body-bias generating circuit designed for generating
adaptive body-biases for MOSFETs in CMOS circuits for low voltage operation. The
frequency adaptive body-bias generator circuit has been implemented in 1.5 µm n-well
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CMOS technology. A close agreement is obtained between the simulated output
characteristics and corresponding experimentally measured behavior.
Chapter 6 describes another important low power issue - an adaptive voltage
scaling method. An adaptive DC/DC converter is designed to generate a frequency
adaptive supply voltage.
Chapter 7 provides a summary of the work presented and scope for future work.
Appendix A presents the MOSIS level 3 MOS model parameters [30] used in
CMOS circuit simulations using SPICE.
Appendix B summarizes the MOSFET modeling, from the measured I-V
characteristics. The extracted model parameters are compared with the corresponding
parameters obtained through MOSIS.
Appendix C summarizes measurement techniques used in the characterization of
the low power CMOS amplifier.
Appendix D gives the list of publications.
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CHAPTER 2*
FORWARD BODY-BIAS TECHNIQUE
In low power design, voltage scaling is a straightforward technique and becomes
more effective due to the power consumption’s square relation with the supply voltage.
However, with low supply voltage, the voltage across the gate and the source of a MOS
transistor drops. Thus, low threshold MOSFETs are needed for operation at the low
power supply voltage. To obtain low threshold voltage transistors utilizing current CMOS
technologies, circuit design techniques must be developed that lower device threshold
values. In this chapter, forward body-bias technique is used for designing a low power
and low voltage operational amplifier. Before introducing the methodology, threshold
voltage of MOS transistor, which is the basis of the forward body-bias technique for
reducing the threshold voltage, is described.
2.1

Threshold Voltage of the MOSFET
Threshold voltage modeling is described in detail in [1, 31]. The basic steps are

summarized in this section for completeness. Figure 2.1 shows a long-channel
enhancement mode n-MOSFET where body, source and drain terminals are grounded. A
voltage, VGS is applied to the gate and initially it is zero. As the gate voltage is increased
from a zero value to a positive magnitude, initially a depletion region is created followed
by weak inversion region close to the Si-SiO2 interface. As the gate voltage is further
increased, a condition of strong inversion sets in where a p-type silicon is inverted to an
*

Part of this work is reported in following publications:
1. C. Zhang, A. Srivastava and P. K. Ajmera, “A 0.8 V ultra-low power operational amplifier design,” Proc.
of 45th IEEE International Midwest Symposium on Circuits and Systems, Vol. 1, pp. I 9-12, 2002.
2. C. Zhang, T. Xin, A. Srivastava and P. K. Ajmera, “Ultra low-power CMOS operational amplifier for a
neural microprobe,” Proc. of SPIE, Vol. 5005, pp. 29-35, 2003.
3. T. Xin, P. K. Ajmera, C. Zhang and A. Srivastava “High-aspect ratio neutal probes for monolithic
integration with ultra-low power CMOS operational amplifier circuit,” Proc. of SPIE, Vol. 5389, pp. 2025, 2004.
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Figure 2.1: The cross-section of an n-MOS with positive gate voltage applied showing
the depletion region and the inversion layer [1]. G is gate, D is drain and S is source.
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n-type silicon. This condition occurs at a certain value of the gate to source voltage and is
called the threshold voltage, VT.
These are three voltage components which contribute to the threshold voltage, VT
of a MOSFET. These voltage components are the gate to semiconductor work function
difference (фGC), -QOX/COX due to fixed oxide charge present in the oxide and at the SiSiO2 interface, and a gate voltage (-2 фF - QB/COX) to change the surface potential to the
strong inversion condition and to offset the induced depletion region charge, QB. фF is
Fermi energy and COX is the gate oxide capacitance per unit area. Mathematically, VT can
be expressed as follows:
VT = φGC −

QOX
Q
+ (−2φF − B ) .
COX
COX

The first part (φGC −

(2.1)

QOX
) represents voltage required to establish flat-band (FB)
COX

condition. The second part (−2φF −

QB
) represents voltage required to bend the bands in
COX

Si through a potential of 2фF.
The voltage required to establish the FB-condition is described by
VFB = φGC −

QOX
COX

.

(2.2)

For n-MOSFET, the charge in the depletion region per unit area, QB is given by
QB = qN A X d = − 2qN Aε Si | φs − φF | for | φs − φF |≥ 0

(2.3)

where NA is the substrate doping density, Xd is thickness of the depletion region and

ε Si is the permittivity of silicon. The electrostatic potential at the silicon surface with
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respect to Si bulk is described by φS . At the condition of strong inversion, with no body
bias (VSB = 0), the depletion region charge, QBO is given by
QBO = − 2qN Aε Si | −2φF | .

(2.4)

In presence of a body bias (VSB ≠ 0), the surface potential required to produce the
inversion region is modified to | −2φF + VSB | . The corresponding charge stored in the
depletion region, QB is given by
QB = − 2qN Aε Si | −2φF + VSB | .

(2.5)

For the n-MOSFET, Eq. (2.1) can be written as
VT = φGC − 2φ F −

QBO QOX QB − QBO
, or
−
−
COX COX
COX

VTN = VTNO + γ ( | 2φ F + VSB | − | 2φ F | )

(2.6)
(2.7)

where VTN is the threshold voltage of n-MOSFET and VTNO is the zero-bias threshold
voltage with VSB = 0. The parameters, γ is called the body-effect coefficient or body
factor and is given by γ =

1
C OX

2qε si N A

.

Normally, VSB ≤ 0, results in VT ≥ VTO. With the substrate bias, VSB ≥ 0, VT is
less than VTO. Thus, an n-MOSFET can be designed to operate at a reduced voltage.
Equation (2.7) can be used for the p-MOSFET with the use of proper sign [1]. The
threshold voltage of a p-MOSFET, VTP is given by
VTP = VTPO − γ ( | 2φ F + VSB | − | 2φ F | ) .

(2.8)
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where VTPO is the zero biased threshold voltage of n-MOSFET, γ =

1
C OX

2qε si N D and

ND is the doping density in n-substrate.
2.2

Forward Body-Bias
With the proliferation of battery-powered applications, low power circuit design

is extremely desirable for portable devices such as cellular phones, hand-held computers
and personal assistant devices. Reducing power supply voltage is a straightforward
method to achieve low power consumption. Forward body-bias technique is very useful
in the low voltage CMOS circuits design. In reference [11], a low voltage inverter is
designed by this technique. Forward body bias MOSFETs are used in a 0.8 V CMOS
amplifier design and reported in reference [16]. Forward body-bias technique is also used
in dual threshold voltage technique without requiring complex dual threshold fabrication
technology [12].
However, there is a limit to the amount of VSB, which can be applied since large
VSB may trigger CMOS latchup. In an earlier work, it has been reported that latchup
action will not be triggered in CMOS circuits for source-substrate forward-biased voltage
less than 0.4 V [15]. The latchup in CMOS has been investigated for the present design
and biasing conditions. Figure 2.2 shows the vertical cross section of an n-well CMOS
with parasitic npn and pnp bipolar junction transistors. The corresponding equivalent
circuit including parasitic npn and pnp bipolar junction transistors is shown in Figure 2.3
where source-substrate junctions are forward-biased and VDD is 0.8 V. Figure 2.4 shows
the simulated latchup current versus the forward body-bias voltage. It is seen from Fig.
2.4 that the latchup action does not take place for the substrate-bias up to 0.4 V. Figure
2.5 shows the current between source and substrate junction due to varying forward24
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Figure 2.2: Vertical cross-section of an n-well CMOS showing parasitic bipolar junction
transistors. Same as Fig. 1.5 but redrawn here for convince.
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Figure 2.3: Extracted equivalent circuit of Figure 2.2.
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Figure 2.4: Latchup current under forward biased source-substrate condition for VDD =
0.4 V and VSS = -0.4V.
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Figure 2.5: Current through forward biased source-substrate junction in an n-MOSFET.
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biased substrate in a typical n-MOSFET. The source-substrate n+-p junction area is 4.8
µm x 3.2 µm. It shows that the current in a forward biased source-substrate n+-p junction
is negligible when the junction is biased below 0.4 V. Figure 2.6 shows the reduction of
threshold voltages with increasing forward body bias in fabricated n- and p-MOSFETs in
a standard 1.5 µm n-well CMOS process. The dotted lines in Figure 2.6 show the
calculated threshold voltage using Eq. (2.7). The measured threshold voltages are shown
by the solid lines.
2.3

Amplifier Design Using Forward Body-Bias Technique
Amplifiers are the basic and widely used circuits in CMOS analog and mixed-

signal systems. In the past, work has been reported on low-voltage CMOS amplifier
designs wherein, bulk driven and current driven have been used [13, 14, 32]. In the bulk
driven case, the input is directly connected to the substrate and not the gate of the
MOSFET. In the current driven case, the substrate-source junction is forward biased by a
bias current through another MOSFET connected to the substrate. Recently, we have
reported a 0.8 V low power CMOS amplifier design using forward body-biased
MOSFETs [16].
2.3.1

A Two-Stage CMOS Amplifier Topology
Figure 2.7 shows the circuit diagram of a two-stage CMOS amplifier. The first

stage in Fig. 2.7 consists of a p-channel differential pair, M1-M2 with an n-channel
current mirror load, M3-M4. Transistor, M7 provides the bias current for the first stage.
The second stage consists of an n-channel level shift amplifier, M9 with a p-channel
current-source load, M8. Transistors, M5 and M6 provide the bias current and CC is pole
splitting capacitor.
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Figure 2.6: Dependence of calculated and measured magnitude of threshold voltage in
n-MOSFET and p-MOSFET with magnitude of forward body-bias |VBS|.
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Figure 2.7: A two-stage CMOS operational amplifier.
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2.3.2

Low Voltage Current Mirror Design
Current mirrors are essential parts of an operational amplifier, which are used as a

load and also to provide bias currents. Figure 2.8 shows the basic CMOS current mirror
circuit. For the p-MOS current mirror, we can write
I OUT (W2 /L 2 )
=
I IN
(W1 /L1 )

(2.9)

where Wx and Lx are the channel width and length of transistor x. The current mirror
design is based on the use of non-minimum size transistors [33] to obtain a specific
current ratio. In Fig. 2.8, it needs an input voltage greater than the n-MOSFET threshold
voltage, VTN to turn on the transistor M1. The current mirror circuit of Fig. 2.8 is
modified to a level shift current mirror as shown in Fig. 2 .9, where the bias voltage VDS1
can be obtained through following circuit design equations:
VDS1 = VGS1 – VSG3 .

(2.10)

The Eq. (2.10) describes that the bias voltage (VDS1) to transistor M1 is shifted by the
gate-source voltage VSG3 across the transistor M3. In the present design, M3 is operated in
the sub-threshold region (VSG3 < |VT,P|).
Figure 2.10 shows a new level-shift current mirror design which combines the
advantages of reduction in the threshold voltage of a forward body-biased MOSFET with
the level shift circuit for low voltage operation. It also adopts output impedance enhanced
architecture [34], which enhances the output impedance of the current mirror, thereby
increasing the gain of the amplifier. The proposed low voltage current mirror circuit of
Fig. 2.10 operates as follows. ID1 = ID2, since VGS1 = VGS2 where IDx is drain current of
transistor x. The transistor M9 provides the bias current to the input transistor M1. The
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Figure 2.8: An n-MOS current mirror circuit in CMOS. The fraction indicate W/L ratio of
the corresponding transistors.
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Figure 2.9: A CMOS level shift current mirror CMOS circuit. The fraction indicate W/L
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transistor M3 is a level shift transistor which provides a voltage drop, VSG3. It sets VDS1
equal to |VGS1 – VSG3| as described in Eq. 2.10. Thus, VDS1 is reduced from VGS1 of the
circuit of Fig. 2.8. It should be noted that VSG3 < |VTP| since M3 is operated in subthreshold region. The transistors, M6, M7 and M8 combination provide the bias current to
the level shift transistors M3. The transistor M5 forms as cascode configuration with the
transistor M2 and increases the output impedance of the current source. The transistor M4
provides bias to transistor M5.
Figure 2.11 shows the dependence of bias current Iin on the bias voltage, Vbias for
current source circuits of Figures 2.8, 2.9 and 2.10, respectively. In Fig. 2.11, the solid
line represents the measured characteristic and the dashed line represents the
corresponding SPICE simulated characteristic. Figure 2.11 shows that a bias voltage of
approximately 0.6 V is needed to get a bias current of 8 µA (c) compared to a 1.5 V for a
basic current mirror circuit (a) and 1 V for a conventional level shift current mirror circuit
(b). The measured and simulated I-V characteristics of the new level shift current mirror
circuit of Fig. 2.10 are shown in Fig. 2.12. The output current is nearly independent of the
output voltage from 0.3 to 1 V and exhibits high output impedance. The novel design of
current mirror circuit of Fig. 2.10 is very suitable for the low voltage operation since it
has the low output voltage and the required high output impedance.
2.3.3

Low Voltage Operational Amplifier Design
Figure 2.13 shows the circuit diagram of a two-stage CMOS amplifier for

operation at ± 0.4 V. The operation of a two stage low voltage amplifier shown in Fig.
2.13 is given below. The input bias current generating circuit provides input bias current
for first stage and second stage of amplifier. In the input current generating block, M13
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Fig. 2.11: Input bias current versus bias voltage for the current mirror circuits of Figs. 2.8,
2.9 and 2.10. (a) Basic current mirror circuit of Fig. 2.8, (b) Level shift current mirror
circuit of Fig. 2.9 and (c) New level shift current mirror circuit of Fig. 2.10. Solid lines
indicate measured values and dashed lines indicate simulated values.
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Figure 2.12: I-V characteristics of the new level shift current mirror circuit of Fig. 2.10.
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Figure 2.13: Circuit diagram of a low voltage CMOS amplifier.

39

Second stage

Vout

provides bias current for M11. M17 provides bias current for M14 through M15-M16 current
mirror.. M14 is a level shift transistor for M11. In the first stage block, M12 is the
corresponding transistor to mirror the input current. M3 and M4 are differential input pair
transistors of the first stage. M1 and M2 are active loads for the first stage. M5 is the level
shift transistor for M1. M6, M7 and M8 combination provides bias current to M5. M19 is
cascode transistor to increase the output impedance. M20 provides bias current to M18 and
then M18 biases M19. In the second stage block, M9 is the corresponding transistor to
mirror the input current. M10 is the drive transistor of the second stage. M23 is the cascode
transistor to increase the output impedance of the second stage. M21 offers bias current to
M22 which generates voltage bias for M23. CC is for splitting poles of the two stage
amplifier and improves its phase margin. The body terminals of n-MOSFETs and pMOSFETs are tied to ground, so that both of n- and p-MOSFETs in the amplifier are
forward body-biased at 0.4 V.
Table 2.1 summarizes the W/L ratios of transistors in the circuit of Fig. 2.13.
The small signal voltage gain av is given by
av = av1av 2

(2.11)

where av1 and av2 are the gain of the first and second stages, respectively. Figure 2.14
shows the simplified first stage of the amplifier circuit. Figure 2.15 shows the small
signal model of the first stage equivalent circuits for gain calculation. Assuming that the
differential amplifier circuit in Fig. 2.14 is unloaded, we can write

iout = g m 4 v sg 4 − i1 = g m 4 v sg 4 − g m 3 v sg 3

g m1 rp
1 + g m1 rp

where gmx is the transconductance of the transistor Mx., rp is rds3 // rds1.
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(2.12)

Table 2.1 W/L ratios of transistors in CMOS amplifier circuit of Fig. 2.13
Trans
M1

W/L
(µm/µm)
60/2.4

Trans W/L
(µm/µm)
M9
120/2.4

M17

W/L
(µm/µm)
4.8/2.4

M2

60/2.4

M10

6/2.4

M18

2.4/2.4

M3

120/2.4

M11

120/2.4

M19

18/2.4

M4

120/2.4

M12

240/2.4

M20

60/2.4

M5

9.6/2.4

M13

24/2.4

M21

2.4/2.4

M6

24/2.4

M14

4.8/2.4

M22

2.4/2.4

M7
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Figure 2.14: Simplified first stage circuit of amplifier circuit shown in Fig. 2.13.
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Figure 2.15: Small signal equivalent circuit for the simplified first stage circuit of Fig.
2.14. vid is differential input voltage, i1is current through M1 which is mirrored to M2. Dx
is the drain of transistors and Sx is the source of transistors.
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For gmrp >> 1, this simplifies to

iout ≈ g m 4 v sg 4 − g m 3 v sg 3 = g m 3 vid

(2.12a)

where gm3=gm4 and vid=vsg4-vsg3. Vout is given by
v out = iout × rout = vid g m 3 ( rds' 2 // rds 4 ) .

(2.13)

Here, r’ds2 is the parallel combination of r’ds2 and rds4. r’ds2 is the cascode stage output
resistance and rdsn is the output resistance of the Mn transistor. r’ds2 is expressed by
rds' 2 = g m19 rds 2 rds19 .

(2.14)

Thus, the gain of first stage amplifier is given by

av1 = g m3{rds 4 //( g m19 rds 2 rds19 )} .

(2.15)

Figure 2.16 shows the simplified circuit of the second stage of the amplifier. The
corresponding small signal equivalent circuit is shown in Fig. 2.17. From Fig. 2.17, we
can write
g m10vgs10 +

vout vout
+
=0
rds10 r 'ds 9

(2.16)

where r’ds9 is the equivalent cascode resistance and is given by
rds' 9 = g m 23rds 23rds 9 .

(2.17)

The second stage gain is calculated from Eq. (2.16) as follows:

av 2 =

vout
= − g m10 (rds10 // rds' 9 ) .
vgs10

(2.18)

Substituting Eq. (2.17) in Eq. (2.18), we obtain

av 2 = − g m10 {rds10 //( g m 23 rds 9 rds 23 )} .

(2.19)
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Figure 2.16: Simplified circuit for the second stage of the amplifier circuit shown in Fig.
2.13.
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Figure 2.17: Small signal equivalent circuit of the second stage of the amplifier shown in
Fig. 2.16. Dx is the drain of transistors and Sx is the source of transistors.
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2.3.4

Simulated and Experimental Results
Figure 2.18 shows the chip layout of the CMOS amplifier circuit of Fig. 2.13.

Figure 2.19 shows the microphotograph of the fabricated CMOS amplifier circuit. Figure
2.20 shows the measured input-output amplifier voltage response. Figure 2.21 shows the
frequency response characteristics. Table 2.2 summarizes the measured parameters
obtained from Figs. 2.20 and 2.21. The corresponding SPICE simulated values are also
included for comparison. Table 2.2 shows that the designed and simulated parameters are
in close agreement with the corresponding measured values. Appendix C describes
several measurement techniques [35] used in extracting amplifier parameters summarized
in Table 2.2. In Table 2.3, measured parameters of the amplifier are compared with the
corresponding parameters reported in recent publications [13, 14]. The open loop gain for
the present amplifier design is nearly 10 dB higher in comparison to gain reported in [13,
14]. The 3 dB bandwidth is also increased. The other measured parameters are in close
agreement.
2.4

Summary
An ultra-low power amplifier has been designed for operation at ± 0.4 V in 1.5

µm n-well CMOS technology using the forward body-bias technique. The forward bodybias is limited to 0.4 V to avoid CMOS latchup. The measured gain is nearly 58 dB with
a 3 dB 30 kHz bandwidth. The power consumption of 80 µW is extremely low.
Compared with the recently reported low voltage amplifier designs [13, 14], open loop
gain is increased by 10 dB. The present low power CMOS amplifier can be used in
portable devices, biomedical instrumentation and microsystems [17, 22].
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Figure 2.18: Chip layout of the CMOS amplifier circuit of Fig. 2.13.
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Figure 2.19: Microphotograph of the fabricated IC chip containing circuit of Fig. 2.13.
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Figure 2.20: Measured input-output waveforms at 1 kHz of the CMOS amplifier
circuit of Fig. 2.13. X-axis: 50 µS/div, Y-axis: 200 mV/div. Input waveform shown is
enlarged 200 times.
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Figure 2.21: Measured frequency response characteristics of the low-power CMOS
amplifier circuit of Fig. 2.13. Phase margin is 50o.
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Table 2.2 Measured and simulated parameters of the CMOS amplifier circuit of Fig. 2.13.
Parameters
Supply voltage

Simulated Results (SPICE)
± 0.4 V

Measured Results
± 0.4 V

Open-loop gain

70 dB

58 dB

3-dB bandwidth

30 kHz

30 kHz

Phase margin

45

Input common-mode range
(ICMR)
Output voltage swing

- 0.4 V to 0.1 V

-0.4 V to 0 V

- 0.35 V to 0.35 V

-0.35V to 0.3 V

Power dissipation

60 µW

80 µW

Unity gain bandwidth

1 MHz

0.7 MHz

Slew rate (SR+)

0.2 V/µS

Slew rate (SR-)
VDD Power supply rejection
ratio (PSSR)
VSS Power supply rejection
ratio (PSSR)
Output offset voltage (Vos)

0.5 V/µS
70 dB at 10 kHz

0.3 V/µS
60 dB at 10 kHz

60 dB at 10 kHz

40 dB at 10 kHz

__

1 mV

Common-mode rejection
ratio (CMRR)

54 dB at 10 kHz

50 dB at 10 kHz

o

Note: − represents data which are not available.
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50

o

0.1 V/µS

Table 2.3 A comparative study of the present amplifier characteristics with the
corresponding parameters reported in recent publications.
Parameters

Measured [13]

Measured [14]

Supply voltage

± 0.5 V

0.8 V

Measured [current
design]
± 0.4 V

Open-loop gain

49 dB

46 dB

58 dB

3-dB bandwidth

10 kHz

__

30 kHz

Phase margin

57

Input common-mode
range (ICMR)

- 0.49 V - 0.5 V

0 V - 0.4 V

-0.4 V - 0 V

Output voltage swing

- 0.35 V - 0.35 V

0.15 V - 0.65 V

-0.35 V - 0.3 V

Power dissipation

287 µW

__

80 µW

Unity gain bandwidth

1.3 MHz

0.8 MHz

0.7 MHz

Slew rate (SR+)

0.7 V/ µS

0.1 V/ µS

Slew rate (SR-)
VDD Power supply
rejection ratio (PSSR)
VSS Power supply
rejection ratio (PSSR)
Output offset voltage
(Vos)
Common-mode
rejection ratio
(CMRR)

0.4 V/ µS
__

1.6 V/ µS
61 dB at 10 kHz

__

0.3 V/ µS
60 dB at 10 kHz

45 dB at 10 kHz

__

40 dB at 10 kHz

1.2 mV

__

1 mV

__

__

50 dB at 10 kHz

o
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Note: − represents data which are not available.
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o

50

o

CHAPTER 3
NOISE ANALYSIS OF A FORWARD BODY-BIAS CMOS
AMPLIFIER *
Noise is a major problem in the design of an amplifier for low-voltage application.
Here the noise can become comparable to the amplitude of the signal. This chapter
focuses on the noise analysis of a forward body-bias MOSFET. Noise model of a
MOSFET, which includes effect of the forward-body bias, is proposed. Noise analysis of
a forward body-bias CMOS amplifier designed in Chapter 2 is described. Analytical and
simulation results from the SPICE are presented and discussed.
3.1

Noise in the MOSFET
Electrical noises limit the low voltage processing of input signals. If the noise

level approaches the input signal, it will deteriorate the signal quality. The following
three types of noises: flicker noise, thermal noise and shot noise are associated with a
MOSFET. The flicker noise, which is also known as 1/f noise, relates to variations in
processing parameters and dominates at lower frequencies. It is expressed as follows [18]
i1 / f
∆f

2

=α

ID
f

(3.1)

2

where i1 / f / ∆f is the flicker noise current spectral density. α is a constant for a particular
device. ID is direct current and f is the frequency. Equation (3.1) describes that the
flicker noise is proportional to the dc current flow and has a 1 / f frequency dependence.

*

Part of this work is reported in following publications:
1. C. Zhang, A. Srivastava and P. K. Ajmera, “Noise analysis in a 0.8 V forward body-bias CMOS op-amp
design,” Fluctuation and Noise Letters (FNL)-Special issue on Noise in Device and Circuits, vol. 4, No. 2,
pp. L403-L412, 2004.
2. C. Zhang, A. Srivastava and P. K. Ajmera, “Noise analysis of an ultra-low power CMOS operational
Amplifier Circuit,” Proc. of SPIE, Vol. 5113, pp. 294-300, 2003.
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The shot noise in a diode is described by
2

is
= 2qI DC
∆f

(3.2)

2

where i s / ∆ f is the shot noise current spectral density and is proportional to current,
IDC in a forward-biased p-n junction. The shot noise is caused by the carriers which cross
through a potential barrier. The possibility of each carrier crossing the potential barrier is
random in nature. Thus dc current across the p-n junction is composed of a large number
of random current pulses.
The thermal noise in a MOSFET is described by
2

vthermal
8
1
= kT
3
gm
∆f

(3.3)

where vthermal / ∆f is the thermal noise voltage spectral density related to Vgs for a
2

MOSFET in saturation, k is the Boltzman’s constant, T is absolute temperature and gm is
the device transconductance. Thermal noise is inversely proportional to the
transconductance, gm.
Recently, 1/f noise has been reported in forward body-biased MOSFETs [19].
However, there are no published papers covering a more complete analysis of the noise
associated with a forward body-biased MOSFET. In this chapter, noise model is
developed for a forward body-biased MOSFET and used in the noise analysis of a 0.8 V
forward body-biased CMOS operational amplifier design presented in Chapter 2.
3.2

Noise in a Forward Body-Biased n-MOSFET

The shot noise in a MOSFET under the reverse body-biased condition can be
neglected since number of carriers crossing the source-substrate reverse biased p-n
junction is very small. But the shot noise will increase significantly under a forward
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body-biased condition since the carriers across the junction increase exponentially. Thus,
the forward body-bias should be limited to a certain level to avoid introducing significant
noise especially when it becomes comparable to the input signal. The shot noise current
spectral density can be converted to an equivalent noise voltage spectral density by
multiplying Eq. (3.2) by the p-n junction impedance, 1/ j ω c sb . The angular frequency is
ω and the source-substrate junction capacitance is csb. Figure 3.1 shows the SPICE
simulated variation of the shot noise and the thermal noise in a forward body-biased nMOSFET obtained at a 10 kHz signal. From Fig. 3.1, it can be seen that the thermal noise
of a MOSFET decreases with increasing the forward bias between the source-substrate
junction. The forward-biased substrate reduces the threshold voltage, which increases the
transconductance, gm and hence reduces the thermal noise. However, the shot noise in an
n-MOSFET increases with increasing forward body-bias as shown by the dotted line in
Fig. 3.1 and is due to increase in conduction of the source-substrate p-n junction diode. It
is concluded from Fig. 3.1 that the shot noise is negligible when forward bias is less than
0.3 V but increases exponentially with increasing forward body-bias. It is comparable to
the magnitude of the thermal noise under a forward body-bias of 0.4 V. Total noise of the
device still increases regardless of decreasing thermal noise beyond forward body-bias
0.4 V. Thus, from noise analysis point of view also, a forward body-bias greater than 0.4
V is not recommended. Since the total noise introduced by a limited forward body-bias is
not significant, forward body-biased technique to design low-power op-amp is feasible.
Figure 3.2 shows the small signal noise model of a forward body-biased
MOSFET. In Fig. 3.2, i g

2

2

is gate leakage current noise generator, id is the drain current

2

noise generator, is is the substrate leakage current noise generator, gmvgs is the current
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Figure 3.1: Equivalent noise voltage spectral density variation with forward body-bias
corresponding to shot noise (dotted line) and thermal noise (solid line) in an n-MOSFET.
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Figure 3.2: Small signal noise model of a forward body-biased n-MOSFET. Source,
drain, gate and substrate are denoted by s, d, g and b, respectively.
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source due to gate source voltage, gmbvbs is current source due to body source voltage, rd
is the small signal output resistance, cgb, cgd, cgs, csb and cdb are capacitances associated
with a MOSFET.
In the noise analysis for a MOSFET [18], usually substrate leakage current noise
2

generator i s is not included since its value is small under the reverse body-biased
2

condition. However, i s should be included in the noise model for the forward bodybiased MOSFET as the leakage current now increases exponentially with the forward
body-bias. The equivalent input referred current noise generator can be calculated by
equating all current sources to output currents [18]. We obtain

g
gm
gm
+ id + is mb
ii = i g
jωcsb
jωc gs
jωc gs

(3.4)

where ii is the equivalent rms value of the input noise current. The currents ig, id, is are the
rms values of the current noise sources corresponding to the gate leakage current, drainsource current, and the substrate leakage current, respectively. Equation (3.4) does not
include the effects of cgb, cdb and cgd. In Eq.(3.4), gmb is transconductance of the sourcesubstrate n+-p junction. Since ig, id and is are independent, we can disregard phase
relationships and write
2

2

ii = i g + id

2

ω 2 c gs 2
gm

2

2

+ is

2

c gs g mb 2
2

csb g m

(3.5)

2

2

2
2
ig
is
id
8
≈ kTg m ,
= 2qI G and
where
= 2qI S . IG is the gate current and IS the body
∆f 3
∆f
∆f

2

leakage current. It should be noted that noise current spectral density id / ∆f is the sum
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of contributions from both the thermal noise and flicker noise and is given by
2

id / ∆f =(8/3) kTg m + K I Da / f where K is constant and a is constant between 0.5 and 2.
Deen and Marinov [19] have shown quadratic dependence of flicker noise on the drain
current. The flicker noise normally dominates at frequency below 10-100 kHz. In a low
voltage amplifier design presented, very low drain current (20 % drain current compared
to a 5 V regular CMOS amplifier) flows in a transistor. The low drain current reduces the
flicker noise. The forward substrate bias also lowers the flicker noise by 9 dB/V at a fixed
ID when the MOSFET is in strong inversion [19]. Flicker noise corner frequency where
flicker noise is equal to white noise is also pushed back to the lower frequency of 100 Hz
to 1 kHz, which is lower than 10 kHz frequency at which shot noise and thermal noise are
calculated in Fig. 3.1.
In Equation (3.5), the thermal noise density part is given by
2
2
2
id ω c gs
8 ω c gs
kT
=
.
3
gm
∆f g m 2
2

2

ii

thermal

∆f

=

2

(3.6)

The shot noise density part is obtained by substituting Eq. (3.2) in Eq. (3.5) and is given
by
ii

2

2
shot

∆f

2
2
i s c gs g mb
= 2qI G +
.
∆f c sb 2 g m 2

(3.7)

Neglecting gate current, we obtain
ii

2
shot

∆f

≈ 2qI S 0 (e

where Csb =

−VSB q / kT

− 1)

c gs

2

γ2

2
4(2φ f + VSB )
csbo
(1 + VSB /ψ o )

2
C sbo
g mb
γ2
and
=
.
2
4(2φ f + VSB )
(1 + VSB /ψ o )1 / 2
gm
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(3.7a)

In Eq. (3.7a), VSB is the source-body voltage and is positive when it is reverse biased, Iso
is a reverse saturation current of the source-body junction diode, Csbo is the source-body
junction parasitic capacitor at zero bias, ψo is build-in potential, φf = {(kT/q) ln (NA/ni)}
is the surface potential for the substrate and γ is the body coefficient parameter for the
MOSFET. Since the gate current IG is usually negligibly small, the first term in Eq. (3.7a)
is neglected. Substrate leakage current noise generator, i s 2 in Eq. (3.7a) is put in the form
of a gate-referred noise generator. It is determined by the current across the sourcesubstrate junction, which is biased by VSB and is independent of VGS-VT. In the present
design, a forward body-bias of 0.4 V is taken which is not only to avoid CMOS latchup
[15] but also to keep the total noise low.
3.3

Noise Analysis of a Forward Body-Bias CMOS Amplifier Circuit

Figure 3.3 is the circuit diagram of a two-stage CMOS op-amp and is same as
Figure 2.13 and repeated here for noise modeling. SPICE simulations for the designed
amplifier give a gain of 70 dB and 3-dB bandwidth of 30 kHz. The input signal is a 10
kHz sine wave of 50 µV peak-to-peak amplitude. The output waveform is a sine wave of
peak-to-peak amplitude 350 mV. The power dissipation is 80 µW. These post-layout
simulation values have been obtained from SPICE utilizing level 3 MOS model
parameters.
The noise in an op-amp can be calculated using the noise model [18] as shown in
2

Fig. 3.4 where veq12 , veq 2 2 , veq 3 and veq 4 2 are equivalent input voltage noise generators for
transistors M1 to M4. M3 and M4 are differential input devices. Differential input signal is
applied to M3 and M4. Since the input differential stage of an amplifier has large current
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Figure 3.3: Circuit diagram of a low voltage CMOS amplifier. Figure 3.3 is same as Fig. 2.13.
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Figure 3.4: Noise model of a CMOS differential pair amplifier.
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M2

and voltage gains, the noise associated with the following stages are insignificant in
comparison to input referred noise of the differential stage [18].
Equating them to total equivalent input voltage noise generator, and assuming M1,
M2 are identical and M3 and M4 are identical, the total equivalent input voltage noise
generator, veq _ total 2 can be written as
2

2

2

veq _ total = veq 3 + veq 4

2

⎛g ⎞
2
2
+ ⎜⎜ m1 ⎟⎟ (veq1 + veq 2 ) .
⎝ g m3 ⎠

(3.8)

Major contribution to noise in an op-amp comes from the differential pair input stage.
Converting current noise generators in Eqs. (3.6) and (3.7) into voltage noise generators,
we obtain

vi

2

2

thermal

∆f
2

=

id 1
8
1
= kT
and
2
gm
3
∆f g m
2

(3.9)

2

vi shot i s 2 g mb
1 2
γ2
−VSB q / kT
=
= 2qI S 0 (e
− 1)(requ , s //
)
z
2
∆f
∆f
ωc sb 4(2φ f + VSB )
gm

(3.10)

where z is the equivalent load impedance and requ,s is the equivalent output resistance of
the current source. It is because sources of differential inputs of p-MOSFETs in Fig. 3.4
are connected with a current source, Id in the op-amp design. In small-signal equivalent
circuit of Fig. 3.4, requ,s will appear in parallel with csb. For an ideal current source, requ,s is
infinite. Neglecting flicker noise and substituting Eq. (3.9) and (3.10) in Eq. (3.8), we
obtain
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veq _ total
∆f

2

=

16
1
kT
g m3
3

+ 4qI S 0 (e −VSB q / kT − 1)(requ ,s //

γ2
1 2
)
ωcsb 4(2φ f + VSB )

2

⎛ g ⎞ 16
1
+ ⎜⎜ m1 ⎟⎟ ( kT
g m1
⎝ g m3 ⎠ 3
+ 4qI S 0 (e −VSB q / kT − 1)(requ ,s //

γ2
1 2
)
)
ωcsb 4(2φ f + VSB ) .

(3.11)

Equation (3.11) gives the value of the input referred noise. It is transferred to the
output as an output noise and plotted in Fig. 3.5 as a dotted line. Figure 3.5 also shows
the SPICE simulated total output noise of the ultra low-power op-amp by the solid line.
In Figure 3.5, it is seen that the calculated output noise of ultra low-power op-amp is 413
x 10-12 V2/Hz over the op-amp 3-dB bandwidth, which is above the simulated results of
360 x 10-12 V2/Hz. The simulated equivalent input noise spectral density is 227 nV/√Hz,
which is obtained by dividing the output noise by the amplifier gain and taking the square
root of the value. The simulated input noise spectral density is in close agreement with
the corresponding 300 nV/√Hz input noise spectral density of CMOS operational
amplifier of TI 1.8 V OPA349. In Fig. 3.5, the marginal difference between simulated
results and calculated values from model Equation (3.11) is due to increase in shot noise
in a forward body-biased MOSFET as shown in Fig. 3.4.
3.4

Summary

Noise introduced by the forward body-bias in an n-MOSFET is analyzed. The
simulations show that the thermal noise decreases and shot noise increases with
increasing forward bias between the source and substrate junction in a MOSFET. The
shot noise increases exponentially with increasing forward body-bias. The shot noise
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Figure 3.5: SPICE simulated (solid) and calculated (dotted) total output noise of an ultra
low-power CMOS op-amp. Flicker noise is neglected.
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becomes significant over the thermal noise for the forward body-bias above 0.4 V at 10
kHz. The flicker noise (1/f noise) is not considered because the low drain current and
forward body-bias conditions in a MOSFET suppress it. An ultra low-power (±0.4 V)
amplifier is designed using the forward body-biased technique. An amplifier gain of
nearly 70 dB is achieved with a 3-dB 30 kHz bandwidth. The total power consumption is
only 80 µW.
The output noise of ultra low-power amplifier is 360 x 10-12 V2/Hz. It is shown
that the 0.4 V forward body-bias technique combined with low voltage operation does not
introduce significant noise in CMOS ultra-low power op-amp and does not trigger the
latchup action. The simulated input noise spectral density of the forward body-biased
CMOS operational amplifier is in close agreement with the corresponding value of TI
OPA349 CMOS operational amplifier.
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CHAPTER 4*
DYNAMIC THRESHOLD MOSFET TECHNIQUE
In Chapter 2, the forward body-biased MOSFET has been used for designing a
low power CMOS amplifier. In the past, the method has been used for digital applications
[15]. However, the method has a drawback. When the transistor is turned-off, the leakage
current increases due to electrically reduced threshold voltage. The leakage current
increases rapidly with the reduction of threshold voltage. Figure 4.1 shows the leakage
current of a forward body-biased CMOS inverter. With increasing forward body-bias, the
leakage current increases significantly. This leakage current can be reduced using a
dynamic body bias technique [12]. Figure 4.2 shows a dynamic threshold MOS (DTMOS)
inverter in CMOS where the gate terminals of n- and p-MOSFETs are tied to their bodyterminals, respectively. In this chapter, the DTMOS technique is proposed to overcome
the drawback which is inherent in the forward biased MOSFET. It operates in two modes.
In the “on” mode of the transistor, the source and substrate of MOSFEET is forward
biased. The threshold voltage is reduced to help in turning-on of the transistor. In the
“off” mode, the transistor is switched to a zero biased source-substrate mode (VSB = 0) in
order to increase the threshold voltage. Thus, it helps to reduce the standby leakage
current and turns-off the transistor completely. This chapter is focused on using the
DTMOS method with the forward source-body biased MOSFETs for the low-voltage
operation of CMOS VLSI circuits. CMOS analog multiplexer and Schmitt trigger circuits
have been designed for low-voltage and low power applications.
*

Part of this work is reported in following publications:
1. C. Zhang, A. Srivastava and P. K. Ajmera, “0.8-V ultra low-power CMOS analog multiplexer for remote biological
and chemical signal processing,” Proc. of SPIE, Vol 5389, pp.13-19, 2004.
2. C. Zhang, A. Srivastava and P. K. Ajmera, “Low voltage CMOS Schmitt trigger circuits,” Electronics letters, Vol.
39, No. 24, pp. 1696-1698, 27th Nov. 2003.
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Figure 4.1: SPICE simulated leakage current of a CMOS inverter with increasing forward
body-bias on n- and p-MOSFETs.

69

VDD

Mp

Vout

Vin

Mn

Vss

VDD

Mp

Vout

Vin

Mn

Vss

Figure 4.2: (a) Circuit diagram of a CMOS inverter, (b) Circuit diagram of a DTMOS
inverter.
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4.1

Improved DTMOS Inverter
Figure 4.3 shows a low voltage improved dynamic threshold MOS (DTMOS)

inverter design which is combined with the forward body bias MOSFET. The
conventional DTMOS [12] inverter is limited to its operation below 0.6 V since higher
supply voltage will cause the forward body-bias greater than 0.6 V and then turn on the
p-n junction between the source and the substrate. This poses a major limitation to the
designer which has been showed as follows in Figure 4.3.
In Figure 4.3, the input is connected to the substrates of n-MOSFET and pMOSFET through Mn,bias and Mp,

bias

where Mn,bias and Mp,

bias

act like the level shift

transistors. The voltages applied to the substrate are limited by these transistors and are
given by
V1,min = Vbias , p + | VTP | , and

(4.1)

V2 ,max = Vbias ,n − | VTN | .

(4.2)

Here V1,min and V2,max are minimum and maximum voltages which can be applied to
bodies of n- and p-MOSFET in Fig. 4.3.
In this design, |VTP| is 0.6 V and VTN is 0.5 V. A voltage of -0.6 V is applied to
gate of Mp, bias. A voltage of 0.5 V is applied to gate of Mn, bias. V1, min is 0 V and V2, max is
0 V. The gate voltages (Vbias, p and Vbias, n) of two transistors limit the transferred voltage
(V1 switches from 0 V to 0.4 V; V2 switches from -0.4 V to 0 V), thus limit the forward
body bias to be below 0.4 V. The Mp, bias works as follows. The voltage at the right of
Mp,bias can swing from + 0.4 V to - 0.4 V. When the input voltage is + 0.4 V, it can go
through Mp, bias and apply to V1. When input voltage decreases to 0 V, it still can go
through Mp, bias where the source-gate voltage across Mp, bias is |VTP|. When input voltage
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Figure 4.3: A CMOS inverter design using a switched-bias technique. W = 4.8 µm, L =
2.4 µm for Mn, W = 9.6 µm, L = 2.4 µm for Mp, W = 4.8 µm, L = 2.4 µm for Mn, bias, W =
9.6 µm, L = 2.4 µm for Mp, bias and CL = 1 fF. Vbias, p = 0.6 V, Vbias, n = 0.5 V, |VTP| = 0.6
V, VTN = 0.5 V.
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drops below 0 V, the source-gate voltage across Mp, bias is less than |VTP|. The Mp, bias is
off to prevent V1 from going lower than 0 V. When input voltage drops below 0 V, the
body-effect will make the threshold voltage of Mp, bias higher which also help turn off the
Mp, bias. The similar discussion also applies to the Mn, bias. In Fig. 4.3, VDD and VSS are
±0.4 V, respectively. Figure 4.4 shows the SPICE simulated input and output waveforms
of a CMOS inverter using the improved dynamic body-bias technique of the circuit of Fig.
4.3. When the input voltage, Vin is high (+0.4 V), the source-substrate of n-MOSFET (Mn)
is 0.4 V forward-biased and body of p-MOSFET is zero-biased. When Vin is low (-0.4
V), the source-substrate of p-MOSFET is 0.4 V forward-biased and body of n-MOSFET
is zero-biased.
The dynamic body-bias technique has been used to design a CMOS analog
multiplexer and a low voltage Schmitt trigger circuits for many applications. The design,
simulation and experimental results of these CMOS circuits are presented in this chapter.
4.2

A Low Voltage Analog Multiplexer Design Using DTMOS Technique
The analog multiplexer in an integrated sensor connects the signal from a sensor

to appropriate signal processing units such as the op-amp or analog-to-digital converter.
Thus the multiplexer plays an important role to select and transfer a signal from the
multi-channel signals. With proliferation of integrated sensors on a chip, low power
analog multiplexer is extremely desirable. Use of such circuits efficiently reduce the
power consumption and provides a long operation time. Integrating multiplexer and
sensor on a chip will also reduce external noise, signal distortion and improve the system
performance. In this work, a dynamic body bias switch is proposed to vary the threshold
voltage at different operation modes. The dynamic body bias features following two
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Figure 4.4: SPICE simulated performance a 0.8 V CMOS inverter using the dynamic
body-bias technique.
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modes: the forward body bias and the reverse body bias. The forward body bias reduces
the operating voltage when the switch is in the “on” state. The reverse body bias lowers
the signal leakage when the switch is in the “off” state. The leakage-to-signal ratio less
than -120 dB can be achieved by using the dynamic bias technique. A 0.8 V low voltage
CMOS multiplexer circuit is designed by combining a low voltage CMOS inverter with a
low voltage CMOS switch. The proposed low voltage, low power CMOS analog
multiplexer will find applications such as in on-chip neural microprobes integration with
the low power CMOS amplifier [17] and other applications.
Figure 4.5 shows the block diagram of a 2-input analog multiplexer design. The
multiplexer consists of an inverter and two switches, S1 and S2. When the switch, S1 is
closed and the switch, S2 is open, the channel with the input, Vin1 is selected. Similarly
when the switch, S2 is closed and the switch, S1 is open, the channel with the input, Vin2
is selected.
Figure 4.6 shows a CMOS switch design using the dynamic body-bias technique.
VDD and VSS are ±0.4 V, respectively. The body bias is provided directly by the gate
voltage. When the gate voltage, φ1 is “high” (φ2 is “low”), the body bias of n-MOSFET is
VDD and body bias of p-MOSFET is VSS. The source-substrate junctions of both the
transistors are forward biased. The transmission gate is “on”. When φ1 is “low” (φ2 is
“high”), the body bias of n-MOSFET is switched to VSS and p-MOSFET switched to
VDD. The source-substrate junctions of both the transistors are reverse biased. The
transmission gate is fully “off”. Figure 4.7 shows the SPICE simulation of the switchedbias CMOS transmission gate shown in Fig. 4.6. It is shown in Fig. 4.7 that when the
transmission gate is “on” from 0 µS to 10 µS, 1 mV sine wave input is transmitted to the
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Figure 4.5: Block diagram of a 2-input analog multiplexer design.
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Figure 4.6: A CMOS switch design using the dynamic body-bias technique.
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Figure 4.7: SPICE simulated dynamic body-bias transmission gate. The clock (φ1)
frequency is 50 kHz.
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output. When the transmission gate is “off” from 10 µS to 20 µS, the input is on hold.
The leakage signal is less than 2 nV. The leakage-to-signal ratio is less than -120 dB.
Without switched-biased transistors, the leakage-to-signal ratio is as high as -40 dB or 2
µV.
The circuit diagram of an analog multiplexer using the dynamic body-bias
technique is shown in Fig. 4.8 which includes switches and an inverter. The switches
consist of p-MOSFETs only because the designed multiplexer circuit is for transferring
small voltage signals which do not require full transmission gates. Figure 4.9 shows the
post-layout SPICE simulated results. When control-S is ‘0’, vin1 is transferred to the
output of the multiplexer. When control-S is high, vin2 is transferred to the output. The
total power consumption of analog multiplexer is 70 nW. The signal-to-leakage ratio is
120 dB. Figure 4.10 shows the waveforms of a 0.8 V improved DTMOS inverter circuit
of Figure 4.8. The forward body bias is under 0.4 V. Figure 4.11 shows the measured
response of the dynamic body-bias switch shown in Figure 4.8.
4.3

Low Voltage CMOS Schmitt Trigger Integrated Circuits
Schmitt trigger circuits are widely used for waveform shaping under noisy

conditions in electronic circuits [36, 37]. In VLSI circuits, they are often used at chip
input side and as single-ended receivers in DRAMs [38, 39]. The hysteresis in a Schmitt
trigger circuit offers a better noise margin and noise stable operation. In a recent work
[40], a low power Schmitt trigger circuit design is reported for 3 V operation. The
cascade architecture used in this design limits the operation voltage. In this chapter, two
novel CMOS Schmitt trigger circuits design are presented which use the dynamic bodybias method [12]. The first circuit is designed for operation at 1 V. The second circuit,
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Figure 4.8: CMOS circuit diagram of a 2-input analog multiplexer using the dynamic
body-bias technique. W = 9.6 µm, L = 2.4 µm for Mp, switch, W = 4.8 µm, L = 2.4 µm for
Mn, W = 9.6 µm, L = 2.4 µm for Mp, W = 4.8 µm, L = 2.4 µm for Mn, bias, W = 9.6 µm, L
= 2.4 µm for Mp, bias, Vbias, p = 0.6 V, Vbias, n = 0.5 V, |VTP| = 0.6 V and VTN = 0.5 V.
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Figure 4.9: SPICE simulated input and output waveforms of a 0.8 V analog multiplexer.
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Output

Figure 4.10: Measured waveforms of a 0.8 V DTMOS inverter. Scale: X-axis: 2mS/div,
Y-axis: 1 V/div.
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Figure 4.11: Measured behavior of a ± 0.4 V CMOS switch. Scale: X-axis: 1mS/div, Yaxis: 0.5 V/div.
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derived from the first circuit, is designed for operation at 0.4 V. Experimental results for
the new Schmitt trigger circuits are presented.
The standard CMOS Schmitt trigger circuit design [1] is shown in the Fig. 4.12.
The operation of the Schmitt trigger circuit is as follows. Initially, Vin = 0 V, the two
stacked p-MOSFET (Mp1 and Mp2) will be on. Hence Vout1 = VDD. When Vin rises to VTN,
Mn2 is on. But Mn1 is still off since Mn3 is on and source voltage of Mn1 is VDD. Now Mn2
and Mn3 form an inverting n-MOS amplifier. Thus, source voltage of Mn1 is falling with
increasing Vin. When source voltage of Mn1 drops to VTN, Mn1 is on. Now both Mn1 and
Mn2 are on, Vout1 approaches to 0 V rapidly and Mn3 becomes off. When Vin approaches
VDD, the two stacked n-MOSFET (Mn1 and Mn2) will be on. Hence Vout1 = 0. When Vin
falls to |VTP|, Mp2 is on. But Mp1 is still off since Mp3 is on and source voltage of Mp1 is 0
V. Now Mp2 and Mp3 form an inverting p-MOS amplifier. Thus, source voltage of Mp1 is
rising with decreasing Vin. When source voltage of Mp1 rises to |VTP|, Mp1 is on. Now
both Mp1 and Mp2 are on, Vout1 approaches to VDD rapidly and Mp3 becomes off. The
voltage transfers characteristic exhibits a typical hysteresis behavior as shown in Fig.
4.13.
In Figure 4.13, VOH is the maximum output voltage and VOL is the minimum
output voltage. Vhl is the input voltage at which output switches from VOH to VOL. Vlh is
the input voltage at which output switches from VOL to VOH. Vhw is called the hysteresis
width. The voltages, Vhl, Vlh and Vhw are given by [1]
Vhl =

VDD + RVTN
,
R +1

(4.3)

Vlh =

R | VTP |
and
R +1

(4.4)
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Figure 4.12: A standard CMOS Schmitt trigger circuit design.
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Figure 4.13: CMOS Schmitt trigger voltage transfer characteristic.
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Vin

Vhw = Vhl − Vlh =

VDD + R(VTN − | VTP |)
R +1

(4.5)

where the ratio R = β n / β p . The n- and p-MOSFETs’ transconductance parameters are
βn and βp, respectively.
The cascade architecture used in the CMOS Schmitt trigger circuit design of Fig.
4.12 limits lowering of the operating voltage. In the following section, we describe novel
Schmitt trigger circuits designs in CMOS for operation at 1 V or lower using a dynamic
body-bias method [12].
Figure 4.14 shows the proposed 1 V Schmitt trigger circuit [23]. In this design, a
dynamic body-bias is applied to a simple CMOS inverter circuit, whereby the threshold
voltages of the two MOSFETs can be changed therteby changing the switching voltage.
The operation of the circuit of Fig. 4.14 can be described as follows. First, the values of
bias voltages Vbias,p and Vbias,n are respectively set externally to values (-|VTP3|+ 0.1) V
and (VTN3 – 0.1) V. This ensures that the drain voltage magnitudes of the MOSFETs, Mp3
and Mn3 and hence body voltage magnitudes of the MOSFETs Mp1 and Mn1 will have a
value of +0.1 V minimum, and –0.1 V maximum, respectively when the transistor is
conducting. This will limit forward body-bias in transistors Mn1 and Mp1 to 0.4 V. A
forward bias greater than 0.4 V may trigger latchup in a CMOS circuit [15]. When a low
value signal is applied to Vin, Vout2 goes low. Vout2 provides zero forward body-bias to the
transistors of Mn1 through Mn3 operating in linear region and a forward bias of 0.4 V to
Mp1 through Mp3 operating in saturation region. The substrate of transistor Mn1 is biased
at -0.5 V and its threshold voltage now corresponds to the value at zero substrate bias,
VTNO1, while the substrate of transistor Mp1 is biased at +0.1 V with its threshold voltage
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Figure 4.14: Proposed 1-V Schmitt trigger design [23].
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Mn2

corresponding to +0.4 V forward-bias value, |VTP1|.
Transistor Mp1 remains on and Mn1 remains off until Vin increases to a certain
voltage Vhl, at which output, Vout1 switches from a high to a low value and Vout2 switches
from a low to a high value. Since Mn1 substrate is at zero body bias, its threshold voltage
VTNO1 is higher than the value for the forward body bias. Hence, a higher voltage is
needed to turn Mn1 on. For a ramp input, this results in a time delay t1, as Vout1 goes to a
low value and Vout2 goes to a high value of VDD. This provides a 0.4 V forward body bias
to Mn1 through the transistor Mn3 operating in saturation at the end of the switching
transient period. A zero body bias is now provided to Mp1 through the transistor Mp3
operating in linear region at the end of the switching transient. Transistor Mp1 is now off
and Mn1 remain on until Vin decreases to a certain voltage Vlh, at which output, Vout1
switches from low to high and Vout2 switches from high to low. Since Mn1 has forward
substrate body bias, a lower voltage is now needed to turn it off. This results in a time
delay t2 for a ramp input. The different switching voltage or switching time causes the
hystersis. Vout1 is buffered by Mp2-Mn2 inverter, which provides high fan-out capability.
Thus, output is taken at Vout2 terminal.
The switching voltage Vhl can be calculated using following equations:

β

2

2

Vhl − VTNO ⎞⎟⎟⎠ =

n ⎛⎜
⎜
⎝

and
Vhl =

βp
2

VDD − Vhl − | VTP |⎞⎟⎟⎠

⎛
⎜
⎜
⎝

2

(4.6)

VDD − | VTP | + RVTNO
.
R +1

(4.7)

VTNO is the zero substrate body bias threshold voltage of n-MOSFET, VTP is forward
substrate body bias threshold voltage of p-MOSFET, and VDD is the supply voltage.
A similar analysis can be used to calculate Vlh and is given by
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Vlh =

VDD + RVTN − | VTPO |
R +1

(4.8)

where VTN is the forward substrate body bias threshold voltage of the n-MOSFET, |VTPO|
is the zero substrate body bias threshold voltage of the p-MOSFET. The hysteresis width,
Vhw is then calculated as follows:
Vhw = Vhl − Vlh =

(| VTPO | − | VTP |) + R(VTNO − VTN )
.
R +1

(4.9)

Figure 4.15 shows a CMOS Schmitt trigger circuit design for operation at an
extreme low voltage value of 0.4 V. The configuration of Fig. 4.15 does not allow the
forward body-bias to exceed 0.4 V. Thus, the transistors Mp3 and Mn3 shown in the circuit
of Fig. 4.14 are not required in the circuit of Fig. 4.15. The configuration of Mp2 and Mn2
is called dynamic threshold MOS (DTMOS) [1] inverter that ensures the inverter
operation at ultra-low voltage of 0.4 V. The trigger operation of Fig. 4.15 can be
described as follows. When a low value signal is applied to Vin, Vout2 goes low. Vout2
provides zero forward body-bias to the transistors of Mn1 and a forward bias of 0.4 V to
Mp1. The substrate of transistor Mn1 is biased at -0.2 V and its threshold voltage now
corresponds to the value at zero substrate bias, VTNO1, while the substrate of transistor
Mp1 is biased at -0.2 V with its threshold voltage corresponding to +0.4 V forward-bias
value, |VTP1|. Transistor Mp1 remains on and Mn1 remains off until Vin increases to a
certain voltage Vhl, at which output, Vout1 switches from a high to a low value and Vout2
switches from a low to a high value. Since Mn1 substrate is at zero body bias, its threshold
voltage VTNO1 is higher than the value for the forward body bias. Hence, a higher voltage
is needed to turn Mn1 on. For a ramp input, this results in a time delay t1, as Vout1 goes to
a low value and Vout2 goes to a high value of VDD. This provides a 0.4 V forward body
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Figure 4.15: A 0.4 V CMOS Schmitt trigger circuit derived from Figure 4.14 [23].
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bias to Mn1 at the end of the switching transient period. A zero body bias is now provided
to Mp1 at the end of the switching transient. Transistor Mp1 is now off and Mn1 remain on
until Vin decreases to a certain voltage Vlh, at which output, Vout1 switches from low to
high and Vout2 switches from high to low. Since Mn1 has forward substrate body bias, a
lower voltage is now needed to turn it off. This results in a time delay t2 for a ramp input.
The different switching voltage or switching time causes the hystersis. Vout1 is buffered
by Mp2-Mn2 inverter, which provides high fan-out capability. Thus, output is taken at Vout2
terminal. It is shown in Fig. 4.16 that Vout1 has a slow transition but Vout2 has a fast
transition.
Figure 4.17 (a) and (b) show the measured hysterisis and input-output
characteristics of a CMOS Schmitt trigger implemented in standard 1.5 µm CMOS
process corresponding to circuit of Fig. 4.14. Figures 4.18 (a) and (b) show similar
characteristics for the circuit of Fig. 4.15. The measured hysterisis width, Vhw, is close
0.15 V for both Schmitt trigger circuits shown in Fig. 4.14 and 4.15 and agrees with the
corresponding calculated value of 0.15 V from Eq. 4.9, for 0.4 V forward body-bias and
R=1.
4.4 Summary

Two low power circuits using improved DTMOS technique are presented. A 0.8
V low voltage analog multiplexer is designed. It can be integrated on a chip with sensors
to connect low voltage signals such as biological or chemical signals with reduced noise
and distortion. Dynamic-bias technique is applied to a sub-circuit design such as switches
and inverters to reduce signal leakage while maintaining low voltage operation. An
improved DTMOS configuration ensures the forward body bias below 0.4 V.
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Figure 4.16: Simulated input-output (Vin-Vout1 and Vin-Vout2) waveform characteristics of
Schmitt trigger circuit shown in Fig. 4.15.
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(a)

(b)
Figure 4.17: (a) Measured hysterisis characteristics (Vout2 Versus Vin) of the 1 V CMOS
Schmitt trigger circuit in Figure 4.14. X-axis is Vin and Y-axis is Vout2, (b) Measured
input-output (Vin-Vout2) waveform characteristics.: X-axis = 0.2 V/div., Y-axis = 0.2
V/div., Vin = - 0.5 V to +0.5 V ramp.
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(a)

(b)
Figure 4.18: (a) Measured hysterisis characteristic of the 0.4 V CMOS Schmitt trigger
circuit in Figure 4.15. X-axis is Vin and Y-axis is Vout2, (b) Measured input-output (VinVout2) waveform characteristics. X-axis = 0.1 V/div., Y-axis = 0.1 V/div., Vin = - 0.2 V to
+0.2 V ramp.
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.

Two CMOS Schmitt trigger circuits have been implemented in standard 1.5 µm

CMOS process for operation at 1 V and 0.4 V using the dynamic threshold technique.
This method exploits lowering of the threshold voltage of a MOSFET under forward
substrate body bias. Measured hysterisis widths agree closely with the corresponding
calculated value of 0.15 V. The proposed CMOS Schmitt trigger circuits are extremely
useful in low/ultra-low voltage circuit applications.
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CHAPTER 5
ADAPTIVE BODY-BIAS GENERATOR CIRCUIT
The substrate (body) of a MOSFET has been the subject of intensive research
since body-biasing conditions benefit the CMOS chip design for low power application
[4, 12, 15, and 16]. Varying body-bias is a key method to vary the threshold voltage of a
MOSFET. From the physics of MOS devices, forward body-bias is known to lower the
threshold voltage of a MOSFET as we discussed in Chapter 2. The supply voltage can be
reduced or operational frequency can be increased without lowering the system
performance.

However, the forward body-bias increases the leakage current which

contributes significantly to power dissipation in high density chips. With the current trend
of scaled down CMOS technology, therefore, reduction of leakage current in a MOSFET
has become an important issue. A few approaches have been reported to reduce the
leakage current in a MOSFET [4, 12] including the multi-threshold voltage process [4].
Low threshold MOSFETs are used in critical paths of a CMOS circuit design while high
threshold MOSFETs are used in non-critical paths. Assaderaghi et al. [12] have proposed
a dynamic threshold MOSFET in which body terminal is tied to the gate so that
MOSFETs are forward body-biased when the transistor is ‘on’ and reverse biased when
the transistor is ‘off’. In reverse body-bias condition, threshold voltage is increased, thus
leakage current is reduced. This method was discussed and further improved in the
Chapter 4.
However, methods described above have their disadvantages. The multi-threshold
voltage process is not a cost effective process. On the other hand, dynamic threshold
MOSFETs are limited to ultra-low voltage operation since forward body-bias above 0.4
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V may turn on the P-N junction between the source and substrate and may cause CMOS
latchup [15]. Improved DTMOS method though effective, doubles the number of
transistors in design. An adaptive body-bias generator is highly desirable in varying the
body-bias in CMOS circuit design. In this chapter, a simple adaptive body-bias technique
is proposed. When high performance is not needed, reduction of leakage current is
achieved by switching the body-bias from a forward-bias to a reverse-bias condition.
5.1

A CMOS Adaptive Body-Bias Generator Circuit Design
Figure 5.1 (a) shows the block diagram of an adaptive body-bias generator. Figure

5.1 (b) shows the logic diagram of its building blocks including 3-bit D-flip flop and 8-to1 multiplexer. The 3-bit counter is implemented using master-slave J-K flip flops. The 8to-1 multiplexer is implemented using CMOS switches (transmission gates). The 3–bit Dflip flops are designed using positive edge triggered J-K flip flops. A reference clock
signal is needed to represent the system frequency. When the frequency of reference
clock is set “high”, a forward body-bias is preferred. When the frequency of reference
clock is set “low”, a reverse body-bias is preferred. Adaptive body-bias generator is
designed in such a way that it can generate body-biases depending on operating
conditions.
In Fig. 5.1, the ring oscillator generates a clock signal. The 3-bit counter counts
when the reference clock goes low (“0”). When the reference clock goes high (“1”), data
of the counters are stored in a 3-bit positive-edge triggered D-flip flop and then counter is
reset to zero. The ring oscillator can be designed in such way so that the counter initially
counts 3 pulses with the reference clock, fo and Vbias,3 is selected through a 8-to-1
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Figure 5.1: (a) Block diagram of an adaptive body-bias generator. VDD=3.0 V and VSS=0 V. (b) Master-slave JK flip flop, (c) 3-bit
counter, (d) 3-bit D-flip flop and (e) 8-to-1 Multiplexer.
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multiplexer where Vbias,3 is a zero-biased body voltage. There are 8 levels of bodybiases, Vbias,0 to Vbias,7 and can be selected depending on the output of the D-flip flop.
The 8-level binary body-biases, Vbias,0 to Vbias,7 vary from a forward body-bias of +0.3 V
to a reverse body-bias of -0.4 V with a decrement of 0.1 V.
Initially zero body-bias, Vbias,3

is selected. With the increasing operational

frequency which is given by the reference clock, counter counts less number of pulses
and Vbias,2 to Vbias,0 may be selected. With decreasing operational frequency of the
reference clock, counter counts more number of pulses and Vbias,4 to Vbias,7 may be
selected to provide a reverse body-bias for lowering the leakage current. Table 5.1 shows
truth table of the 8-to-1 multiplexer which generates body-bias for p-MOSFETs.
Fig. 5.2 shows an operational timing diagram of the adaptive body-bias generator
circuit of Fig. 5.1. The clear signal has a time delay to ensure that the D-flip flop properly
samples the counter output before the counter is cleared. The 3-bit counter is designed to
count 000 to 111 and will keep 111 before being reset to zero. A regular 3-bit counter
shown in Fig. 5.1 has been modified as shown in Fig. 5.3 to perform the counting
function in Fig. 5.2. The counter in Fig. 5.3 counts from 000 to 111. Before output
reaches 111, the select signal remains high (“1”). Vout from ring oscillator is selected to
trigger the counter. When 3-bit output, Vout is 111, select signal is low (“0”). No clock
triggers the counter since clock output from 2-to-1 MUX is “0” and 3-bit Vout remains at
111.
Figure 5.4 shows the measured adaptive body-bias versus reference clock
frequency of a p-MOSFET. The 8-level body-bias varies from -0.3 V to +0.4 V with a 0.1
V increment. In the design, initially the counter counts 3 with fo of 270 kHz.
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Table 5.1. Truth table of an 8-to-1 multiplexer
Output of 3-bit D flip flop

Output of multiplexer Vbias

Vbias

000

Vbias,0

0.3V

001

Vbias,1

0.2V

010

Vbias,2

0.1V

011

Vbias,3

0V

100

Vbias,4

-0.1V

101

Vbias,5

-0.2V

110

Vbias,6

-0.3V

111

Vbias,7

-0.4 V

Note: A positive Vbias is a reverse body-bias; and a negative Vbias is forward body-bias.
The actual voltage value applied to body terminal of p-MOSFET is VDD+Vbias.

103

1
Vout of ring oscillator

0
1
Counting

Reference Clock

Sampling

0
1

Clear counter

Clear signal
tdelay
Start

Figure 5.2: Operational timing diagram of the adaptive body-bias generator.
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Figure 5.3: Logic diagram of a 3-bit counter design.
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Figure 5.4: Body-bias of a p-MOSFET versus reference clock when initially Vbias,3 = 0V
at 270 kHz and the counter counts 3.
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5.2

Reduction of Leakage Current
In this section, factors which affect leakage current, such as the transistor size and

threshold voltage are analyzed. A simple inverter consisting of an n-MOSFET and a pMOSFET with zero-biased threshold voltage of -0.85 V for the p-MOSFET and 0.55 V
for the n-MOSFET is used to simulate the leakage current. These are the values of a
typical MOSIS 1.5 µm n-well CMOS process. The leakage current increases with
increasing W/L ratio of transistors as shown in Fig. 5.5.
The body-bias output from the circuit of Fig. 5.1 has been applied to a pMOSFET in Fig. 5.6 for illustration in leakage current reduction. In the present work,
body-bias could be applied to a p-MOSFET only because single n-well process does not
allow different forward-body bias to be applied to n-MOSFETs.
In an n-well process, substrate serves as common body for all n-MOSFETs.
Individual n-wells serve as different bodies for p-MOSFETs. In Chapter 2, forward bodybias can be applied to both of n-MOSFET and p-MOSFET in the amplifier design
because all n-MOSFETs have same body-bias voltage. In the adaptive bias design, nMOSFETs have different body-bias voltage. Thus, we only applied the body-bias to pMOSFETs. A twin well process is needed to apply different body-biases to both nMOSFETs and p-MOSFETs.
Figure 5.7 shows the variation of leakage current with the magnitude of threshold
voltages in a p-MOSFET of the inverter circuit of Fig. 5.6 with and without reverse bodybias of 0.4 V. The solid line in Fig. 5.7 shows the leakage current with a zero body-bias
and the dotted line shows the leakage current with a reverse body-bias of 0.4 V. The
leakage current increases with decrease in zero body-biased threshold voltage and is
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Figure 5.5: SPICE simulated leakage current, Ileak, versus X (W/L). W/L is the ratio of a
unit size transistor and X is an integral multiplier number. W/L of a unit size n-MOSFET
= 2.4/1.6 and p-MOSFET = 4.8/1.6.
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VDD (3 V)
(W/L = 4.8/1.6)
from the output of Fig. 5.1
Vin

Vout
(W/L = 2.4/1.6)

Figure 5.6: A simple inverter to illustrate leakage current reduction.
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Figure 5.7: SPICE simulated leakage current versus initial zero-biased threshold voltage.
Solid line represents leakage current without reverse body-bias. Dotted line represents
leakage current with reverse-body bias. |VTO| is a zero-bias threshold voltage.
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significant at lower threshold voltages. Notable is the increase in leakage current below
the magnitude of 0.4 V without body-bias. Reverse body-bias is very effective in
reducing the leakage current for threshold voltages of magnitude below 0.4 V.
Figure 5.8 shows reduction in the static power dissipation in percentage versus the
magnitude of threshold voltage. It is seen that up to 92.3% static power dissipation can be
saved under off condition when the magnitude of the threshold voltage reduces to 0.2 V.
5.3

Experimental Results
Figure 5.9 shows the layout of an adaptive body-bias generator CMOS circuit.

The layout area is 1.5 mm x 1.5 mm. The microphotograph of the fabricated chip in
standard 1.5 µm CMOS process is shown in Fig. 5.10. Figure 5.11 shows output
waveform of the 3-bit counter and the reference clock. In Fig. 5.11, least significant bit
(LSB) of counter is observed. The counter starts counting when the reference clock is
low, (“0”) and stops counting when the reference clock goes high, (“1”). In Fig. 5.11,
counter counts 4. Table 5.2 shows the truth table of LSB of the 3-bit counter. The 3-bit
outputs of counter are then transferred to D-flip flops to select a proper body-bias through
the multiplexer.
5. 4

Summary
A frequency adaptive body-bias generator CMOS circuit has been designed,

which generates varying body-biases to MOSFETs depending upon the operational
frequency. The design is based on frequency comparison of an external reference clock
and a pre-designed ring oscillator. Notable reduction in leakage current can be obtained
for low threshold MOSFETs. The static power consumption can be saved up to 92.3% in
low threshold MOSFET circuits. The adaptive body-bias generator circuit occupies an
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Figure 5.8: Static power reduction versus zero-biased threshold voltage of a CMOS
inverter. Power reduction is computed from the reference power dissipation without
body-bias applied to the p-MOSFET of the inverter circuit of Fig. 5.6.
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Figure 5.9: Layout of an adaptive body-bias generator CMOS circuit.
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Figure 5.10: Microphotograph of an adaptive body-bias generator CMOS circuit of Fig.
5.9.
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Figure 5.11: Measured waveforms of the least significant bit of the counter and the
reference clock. Scale: X-axis: 1µS/div., Y-axis : 1 V/div.
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Table 5. 2. Truth table of a 3-bit counter
Most significant bit (MSB)

Second bit

Least significant bit (LSB)
(observed in Fig. 5.11)

0

0

0

0

0

1

0

1

0

0

1

1

1

0

0

1

0

1

1

1

0

1

1

1
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area of 1.5 mm x 1.5 mm in standard 1.5 µm n-well CMOS process. The design is
verified experimentally. The method can lower the leakage current in CMOS chip when
the circuit is not operating at its maximum performance. The presented method is simple
and can be embedded in a CMOS system design for low voltage operation. In the present
design, range of Vbias,0 to Vbias,7 is external to 8-to-1 multiplexer part of the circuit of the
adaptive body-bias generator.
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CHAPTER 6*
ADAPTIVE DC/DC CONVERTER
We mentioned earlier that with the proliferation of battery-operated portable
devices such as personal digital assistants (PDAs) and cell phones, low power integrated
circuits are highly desirable. Reducing supply voltage to reduce power consumption is
widely accepted in low-power IC designs [41-44]. When the system is not in its peak
performance, lowering the supply voltage can save significant dynamic power, which
shows quadratic dependence on supply voltage, VDD. Another important issue in low
power design, which we discuss in this chapter, is dynamic voltage scaling (DVS). In
[44], a dynamic voltage scaling method is applied to a processor system to satisfy both
the performance and power consumption design targets. When the system is in its high
performance, a higher supply voltage is provided. When system is running slow or in
standby mode, a lower supply voltage is provided. In such a method, the power saving
consumption is significant. An adaptive supply voltage can also be used to compensate
processing variations [45] to reduce the leakage currents and improve the reliability.
DC/DC converter is found out to be the best solution in adaptive supply voltage
generation [24-27]. Recently, digitally controlled DC/DC converter has drawn wide
attention due to its fast response, low power consumption and compatibility with standard
digital CMOS processes [25]. Many existing implementations of digital controller need a
high-resolution, high-speed analog-to-digital (A/D) converter, which occupies a large
chip area and consumes significant power. The A/D converter first samples and then
*

Part of this work is reported in the following publication: C. Zhang, D. Ma and A. Srivastava, “Integrated
adaptive DC/DC conversion with adaptive pulse-train technique for low-ripple fast response regulation,”
Proc. IEEE International Symposium on Low Power Electronics and Design (ISLPED’ 04), pp. 257-262,
2004.
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converts the regulated output voltage into digital signals in a feed back loop to determine
the duty ratio of the DC/DC converter. Its bandwidth limits the overall dynamic response
of the power converter. Delay-line based controllers reported in [26, 27] transform
voltage signal into a frequency signal, and use digital signal processing circuits for
voltage regulation. Power consumption of delay-line can be much lower than A/D
converter implementations [27].
For improved performance and better control, a pulse-train technique is proposed
in [28]. By adopting a pulse train instead of a constant pulse as a gate control signal of
switches, the converter successfully avoids over charging or discharging of the capacitor
during transition. Resolution of the control is thus improved with smaller output ripple
voltages. However, the pulse-train technique slows down the transient response since the
converter takes a longer time to deliver the energy to the load. In this chapter, an adaptive
pulse-train technique is proposed which is incorporated in delay-line controller for low
ripple and fast transient response. An internal control signal can enable pulse-train
function for high-resolution regulation in a steady mode and disable it for the fast
dynamic response in a transient mode.
6.1

DC/DC Converter with Delay-line Based Controller
Delay-line controller is used to replace traditional A/D converter due to its

simplicity and low power consumption. However, complex auxiliary logic associated
with delay-line may occupy large chip area and increase power consumption. In [26], a
look-up table is needed to process an error signal. The look-up is stored in an external
memory which is unwanted in integrated design. In [27], a large number of S-R latches
and flip flops are used to implement digital control law. In this work, a simple controller
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is designed which consists of a delay-line, a few logic gates and adaptive pulse-train
technique. Figure 6.1 depicts the block diagram of a delay-line based DC/DC converter.
The converter consists of a power stage, a delay-line based digital controller to control
the duty ratios of the switches in the power stage and a reference clock.
The delay-line is powered by the output voltage of the converter and is used to
detect variations in the output. Its propagation delay, td is, thus, inversely proportional to
the output voltage, Vout. The first order relation is expressed as [46]

td =

2nKVout
(Vout − VT ) 2

(6.1)

where VT is the threshold voltage of transistors, n presents the number of stages in the
delay line and K is a constant parameter related to the fabrication process. The
propagation delay increases as Vout decreases. A linear relation is observed when Vout is
much higher than VT. The resolution of delay line is determined by the number of stages,
n. Larger number of stages in the delay-line give more accurate measure on variations of
Vout. In this work, twenty-stage delay line is employed, which can differentiate a
minimum voltage variation of 15 mV at the Vout. When the reference clock fref is applied,
it passes through a 20-stage delay line (each delay stage consists of an inverter pair) and
is sampled at output of the 20th stage at a fixed sampling rate of fref. The propagation
delay, td is determined by its supply voltage, Vout. When Vout decreases, td of the delay
line increases accordingly. Thus, after a time period of 1/ fref, the falling edge of the clock
signal does not reach the 20th delay stage, as shown in Fig. 6.2(a). The output of the 20th
stages keeps its initial value, "1", to charge the capacitor in power stage and increase the
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Figure 6.1: Schematic of a delay-line based DC/DC converter.
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Figure 6.2: Timing diagrams of the converter (a) when Vout is too low and (b) when Vout
is too high.
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supply voltage. On the other hand, when Vout increases, td of the delay line decreases.
Thus, after time of 1/fref, the falling edge of reference clock has passed the 20th delay
stage as shown in Fig. 6.2(b). The output of the 20th stages becomes "0", to discharge
capacitor in the power stage and decreases the supply voltage. Thus, the output voltage
will be regulated at the desired level with small ripple voltages.
On the other hand, the converter can also be regulated by a variable reference
clock signal. Figure 6.3 shows the timing diagram of a DC/DC converter in this case. The
higher frequency is associated with a longer duty ratio of the converter, while the low
frequency is associated with a shorter one. So the DC/DC converter is frequencyadaptive. The duty ratio is given by the ratio of Vout/Vg. Vg is supply voltage. Figure 6.4
shows the relation of Vout to the reference clock frequency.
During operation of DC/DC converter, the current in inductor always flows from
power supply side to load side. Thus no current flows back to ground through nMOSFET during discharge phase, thereby giving maximum power transfer efficiency.
Figure 6.5 shows simulated results of inductor current.
6.2

Proposed Adaptive Pulse-train Technique
The original pulse-train technique was proposed in [27]. Its concept is illustrated

in Fig. 6.6. Now, the duty ratio error signal of the converter is modulated by a pulse train
through an AND gate. As a result, the pulse train signals charge and discharge the
inductor in the power stage in finer steps. The charging procedure is completed by a few
pulses instead of one single period. It reduces the high-peak inductor current and
overcharging, thus lowers the ripples at the output voltage, Vout. In addition, complexity
of design remains almost unchanged since only a few logic gates are added. However,
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Figure 6.3: Timing diagram of the converter (a) when reference clock frequency
increases and (b) when reference clock frequency decreases.
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Figure 6.4: Adaptive output voltage, Vout versus the reference clock frequency, fref.
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Figure 6.5: Simulated results of current flow in the inductor and voltage on the left side
of the inductor shown in Fig. 6.1.
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Figure 6.6: Illustration of pulse-train error signal.
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Discharge

this pulse-train technique extends the transient response time (from 50 µS to 100 µS) as
shown in Fig. 6.7 since a longer charging period is required to deliver enough current to
the load, which greatly degrades the dynamic performance of the adaptive converter. An
adaptive pulse-train technique is thus proposed for the fast transience. The circuit
diagram is shown in Fig. 6.8.
The technique presented in Fig. 6.8 allows the converter to operate in two
different operation modes: transient mode for fast response and steady mode for small
ripple voltage. Three XORs are used to detect the falling edge of the reference clock. If
the falling edge is detected at the outputs of 19th, 20th or 21st, it means that the output is
very close to its destined value and the output voltage is at the quasi-steady mode. In the
quasi-steady mode, the pulse-train is enabled to give slow charging and small ripple. If
the falling edge is out of detectable range, it means that it is in the transient mode. In a
transient mode, the pulse-train is disabled and controller could give large charging
current to enhanced the transient response. Figure 6.9 shows the post-layout simulations
of transient response with traditional pulse-train technique and the proposed adaptive
pulse-train technique. It is seen that the adaptive pulse-train reduced the transient time by
50 % and kept the output ripple low.
The duty ratio of pulse is generated by the circuitry in Fig. 6.10. The output
voltage is compared with an external ramp signal. Duty ratio is determined by the trip
point. Higher output voltage gives the high duty ratio. The amplitude of ramp, Vramp, is
set slightly lower than Vg (Vramp = 3 V in the design) so that the duty ratio is high enough
to charge up the output voltage. Figure 6.11 shows that the output ripple voltage
decreases as the number of pulses increases in the charging phase when Mp in Fig. 6.1 is
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Figure 6.7: Transient response of a converter with and without pulse-train technique.
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Figure 6.8: Circuit diagram of a DC/DC converter using an adaptive pulse-train
technique.
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Figure 6.9: Transient response of the output voltage using an adaptive pulse-train
technique.
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Figure 6.10: Block diagram of a pulse width modulation circuit.
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Figure 6.11: Ripple voltage versus number of pulses in one switching cycle.
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turned on. A pulse frequency of 2 MHz is selected which ensures 10 pulses in a single
charging phase. Figure 6.12 shows the regulated output voltage with a pulse frequency of
2 MHz. The frequency of reference clock is 1.8 MHz. Figure 6.12 shows that the pulsetrain technique reduces ripple by 50%, thus giving output voltage ripple of 18 mV. The
reduction of ripple is due to low charging current which is shown in Fig. 6.13.
The current in the inductor charges and discharges the load capacitor. The
capacitor does not dissipate energy, therefore the average current is zero. Variation of
charges in the capacitor causes the output voltage ripple. Ripple in the delay-line
controller DC/DC converter is given by [29]
Vripple =

I 'max T ' I 'max tloop
+
.
2C L
CL

(6.2)

In Eq. (6.2), I′max is the ideal maximum charging current in the capacitor without
considering delay of feedback loop. T′ is the ideal charging time and tloop is the delay of
the feedback loop and is equal to T1−T1′. Here T1 is the actual charging time. The first
term in Eq. (6.2) is the system ripple determined by resolution of the delay-line
controller. The second term in Eq. (6.2) is determined by maximum charging current. The
maximum charging current without pulse-train technique is expressed as [29]
I ' max 1 ≈ I max 1 = T1

V g − Vout

(6.3)

L

where L is the inductance. The maximum charging current with the pulse-train technique
is given by [29]
⎡V − Vout
⎤
V
I max 2 = T2 ⎢ g
D − out (1 − D)⎥
L
⎣ L
⎦

(6.4)

where D is the duty ratio of the pulse. Further simplifying Eq. (6.4), we obtain
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Figure 6.12: Output voltage ripple with and without pulse-train technique.
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Figure 6.13: Inductor current of the converter with and without pulse-train technique in
steady state (only the charging phase is shown).
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T2Vout Vg
(
D − 1)
L Vout

I max 2 =

(6.5)

where T2 is the charging time in a single charging phase with the pulse-train technique. In
Eq. (6.5), if D = 1, the pulse-train technique does not apply. If D = Vout/Vg, then the
maximum current will be zero. The duty ratio is set to about 10% higher than Vout/Vg as
generated by the circuit of Fig. 6.10. The duty ratio ensures a low maximum charging
current.
In real situations, there is always an equivalent series resistance (ESR) connected
with the output capacitor, CL. It exaggerates ripples of the output voltage as shown in Fig.
6.13. With an adaptive pulse-train technique, low ripples are still obtained. The shapes in
the output voltage of Fig. 6.14 using adaptive pulse-train control reflect finer charging
steps in a single charging phase. The ripple is reduced to 22 mV from 36 mV. Benefiting
from low power consumption of the digital controller, maximum efficiency of 92 % is
achieved for power transfer to load when the converter is regulated at 2.5 V with an
output power of 125 mW. The inductor (L) and capacitor (CL) of DC-DC converter are
4.7 µH and 10 µF, respectively.
Results presented are obtained from the post-layout simulations. The layout area
is 0.8 mm x 1.2 mm using 1.5 µm standard two-metal, two-poly, digital CMOS process
and is shown in Fig. 6.15. Design in [26] without external memory occupies 1 mm x 1
mm silicon area in 0.5 µm CMOS technology. Design in [25] takes 1.1 mm x 1.3 mm
area in 0.25 µm CMOS technology. Compared with [25] and [26], the present design uses
less area on a chip.
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Figure 6.14: Ripple of the output voltage with ESR.
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Figure 6.15: Layout of an adaptive DC/DC converter using the delay-line based
controller and an adaptive pulse-train technique.
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6.3.

Summary
An adaptive high power efficiency DC/DC converter is designed which is based

on a low power delay-line controller and an adaptive pulse-train technique. The power
consumption of controller is less than 100 µW, which is much lower than the traditional
controller. Maximum power efficiency of 92 % is obtained with an output power of 125
mW. The controller operates in two modes: transient mode and quasi-steady mode.
Adaptive pulse-train technique enables the pulse-train technique in steady mode for the
low current charging thereby reducing the output ripple voltage. The output ripple is
reduced by 50 %. The pulse-train is disabled in transient mode keeping high transient
response. Compared with the traditional pulse-train technique, response time is reduced
by 50 % in the transient mode where high transient speed is highly desirable. An
equivalent series resistor, 100 mΩ is also added for the post layout simulation. The
adaptive pulse-train technique keeps its ripple below 22 mV. With a supply voltage Vg of
3.3 V, the output is regulated over the range of 1.7 to 3.0 V.
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CHAPTER 7
CONCLUSION AND SCOPE FOR FUTURE WORK
In this work, several low power techniques for the design of CMOS integrated
circuits design are proposed, which are summarized as follows.
7.1

Forward Body-Bias Technique and CMOS Amplifier
Threshold voltage of a MOSFET can be reduced electrically by forward biasing

the source-substrate (body) junction which helps in reducing the supply voltage. The
power dissipation which is proportional to the square of the supply voltage, is thus
reduced. Based on this forward body-bias technique, an amplifier has been designed for
operation at 0.8 V (± 0.4V) in 1.5 µm n-well CMOS process. The forward body-bias is
limited to 0.4 V due to CMOS latchup. The measured gain is nearly 58 dB with a 3 dB 30
kHz bandwidth. The power consumption close to 80 µW is extremely small. The low
power CMOS amplifier can be used in portable, biomedical devices and microsystems.

7.2

Noise in the Forward Body-Bias MOSFET
Noise introduced by forward body-bias in a MOSFET is analyzed. Both the

simulation and the analytical model show that the thermal noise decreases and shot noise
increases with the increasing forward bias between the source and substrate junction in a
MOSFET. The shot noise increases exponentially with increasing the forward body-bias.
The shot noise becomes significant over the thermal noise for the forward body-bias
above 0.4 V. The flicker noise (1/f noise) is not considered because the low drain current
and forward body-bias conditions in a MOSFET suppress it. Ultra low-power amplifier is
designed using the forward body-biased technique for operation at 0.8 V (± 0.4 V). The
output noise of ultra low-power amplifier is 360 x 10-12 V2/Hz. It is shown that the 0.4 V
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forward body-bias technique combined with the low voltage operation does not introduce
significant noise in CMOS ultra-low power amplifier and does not trigger the latchup
action. The simulated input noise spectral density of the forward body-biased CMOS
operational amplifier is in close agreement with the corresponding value of TI OPA349
CMOS operational amplifier.
7.3

Dynamic Threshold MOSFET Technique and Novel Schmitt Trigger
Circuits
Two circuits are designed using the dynamic body-bias technique. A 0.8 V low

voltage analog multiplexer is designed. It can be integrated on a chip with sensors to
preprocess low voltage signals such as biological or chemical signals with reduced noise
and distortion. The dynamic body-bias technique is applied to a sub-circuit design such as
switch and inverter to reduce signal leakage while maintaining low voltage operation. An
improved dynamic threshold MOSFET (DTMOS) configuration ensures the forward
body bias below 0.4 V.
Novel low voltage CMOS Schmitt trigger circuits have been implemented in
standard 1.5 µm CMOS process for operation at 1 V and 0.4 V using the DTMOS
technique. This method exploits lowering of the threshold voltage of a MOSFET under
the forward body-bias. Measured hysterisis widths agree closely with the corresponding
calculated value of 0.15 V. The proposed CMOS Schmitt trigger circuit is extremely
useful in low/ultra-low voltage circuit applications where waveform shaping is needed
under noisy conditions.
7.4

Adaptive Body-Bias Generator
A frequency adaptive body-bias generator CMOS circuit has been designed,

which generates varying body-biases to MOSFETs depending upon the operational
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frequency. The design is based on frequency comparison of external reference clock and
the pre-designed ring oscillator. Notable reduction in leakage current can be obtained for
low threshold MOSFETs. The static power consumption can be saved up to 92.3% in low
threshold MOSFET circuits. The adaptive body-bias generator circuit occupies an area of
1.5 mm x 1.5 mm in standard 1.5 µm n-well CMOS process. The design is verified
experimentally. The method can lower leakage current in CMOS chip when the circuit is
not operating in its maximum performance. The presented method is simple and can be
embedded in a CMOS system design for low voltage operation. In the present design,
range of Vbias,0 to Vbias,7 is external to 8-to-1 multiplexer part of the circuit of the adaptive
body-bias generator. The on-chip adaptive body-bias generator is suggested for the future
work.
7.5

Dynamic Voltage Scaling and DC/DC Converter
An adaptive high efficiency DC/DC converter is designed which is based on a

low power delay-line controller and an adaptive pulse-train technique. The power
consumption of controller is less than 100 µW, which is much lower than the traditional
controller. Maximum power efficiency of 92 % is obtained with an output power of 125
mW. The controller operates in two modes: transient mode and quasi-steady mode. The
adaptive pulse-train technique enables the pulse-train technique in a steady mode for the
low current charging thus reduces the output ripple voltage. The output ripple is reduced
by 50 %. The pulse-train is disabled in transient mode keeping high transient response.
Compared with traditional pulse-train technique, response time is reduced by 50 % in
transient mode where high transient speed is highly desirable. An equivalent series
resistor, 100 mΩ, is also added for post layout simulation. The adaptive pulse-train
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technique keeps ripple below 22 mV. With a supply voltage Vg of 3.3 V, the output is
regulated over a range of 1.7 to 3.0 V.
7.6

Scope for Future Work
The forward body-bias amplifier and the dynamic body-bias switches could be

used in mixed-signal CMOS circuit modules such as the analog-to-digital converter and
the digital-to-analog converter. The adaptive body-bias generator can be used to suppress
the leakage current in IDDQ testing of sub-micron/deep sub-micron CMOS integrated
circuits. Leakage current is one of the important issues in current CMOS technique. The
adaptive DC/DC converter can be used to power up microprocessors and also to power
up multi-core microprocessors. The low voltage design techniques can be easily applied
to designs of ultra-low power analog, digital and mixed-signal circuits in deep submicron CMOS process.
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APPENDIX A
MOSIS SPICE LEVEL 3 MOS MODEL PARAMETERS FOR A
STANDARD N-WELL CMOS TECHNOLOGY
The following SPICE level 3 MOS model parameters used in simulation have been
obtained from the following website: www.mosis.org.
(A) Model Parameters for n-MOS transistors.
.MODEL NMOS NMOS LEVEL=3 PHI=0.700000 TOX=3.0700E-08 XJ=0.200000U
+ TPG=1 VTO=0.587 DELTA=0.0000E+00 LD=1.0250E-07 KP=7.5564E-05
+ UO=671.8 THETA=9.0430E-02 RSH=2.5430E+01 GAMMA=0.7822
+ NSUB=2.3320E+16 NFS=5.9080E+11 VMAX=2.0730E+05 ETA=1.1260E-01
+ KAPPA=3.1050E-01 CGDO=1.7294E-10 CGSO=1.7294E-10
+ CGBO=5.1118E-10 CJ=2.8188E-04 MJ=5.2633E-01 CJSW=1.4770E-10
+ MJSW=1.00000E-01 PB=9.9000E-01
(B) Model Parameters for p-MOS transistors.
.MODEL PMOS PMOS LEVEL=3 PHI=0.700000 TOX=3.0700E-08 XJ=0.200000U
+ TPG=-1 VTO=-0.7574 DELTA=2.9770E+00 LD=1.0540E-08 KP=2.1562E-05
+ UO=191.7 THETA=1.2020E-01 RSH=3.5220E+00 GAMMA=0.4099
+ NSUB=6.4040E+15 NFS=5.9090E+11 VMAX=1.6200E+05 ETA=1.4820E-01
+ KAPPA=1.0000E+01 CGDO=5.0000E-11 CGSO=5.0000E-11
+ CGBO=4.2580E-10 CJ=2.9596E-04 MJ=4.2988E-01 CJSW=1.8679E-10
+ MJSW=1.5252E-01 PB=7.3574E-01
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APPENDIX B
MOSFET MODELING
The key MOSFET model parameters can be extracted from the experimental
measured current-voltage. The drain characteristics current in saturation region is
described by

ID =

1
W
µCox (VGS − VT ) 2 ,
2
L

(VGS − VT ) < VDS

(B.1)

where ID is the drain current and µ is the surface mobility. Cox is gate oxide capacitance
per unit area. W/L is channel width to channel length ratio. VGS and VDS are the gate to
source voltage and drain to source voltage, respectively. VT is the threshold voltage.
The Eq. (B.1) cab be rewritten as
ID = {

µCox W
2

L

1
2

} (VGS − VT ) .

(B.2)

I D versus VGS of a p-MOSFET is plotted in Fig. B.1. for varying body-

The measured

biases. The p-MOSFET is operated at VDS equal to 1 V which ensures the saturation
region of operation. The tangent to the curve intercepts the X-axis, which gives the
threshold voltage, VT and the slope gives

parameters,

µCox
2

µCOX W
2

L

. The process transconductance

is obtained from the slope and is 13.8

µA
V2

. The measured I D versus

VGS of an n-MOSFET with varying body-biases is plotted in Fig. B.2. The process
transconductance parameters,

µCox
2

from the Fig. B.2. is 34.7

µA
V2

. The threshold

voltages which are extracted from Fig. B.1 and B.2 are plotted in Fig. B.3.
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Figure B.1: The plot of

I D versus VGS of a p-MOSFET (W/L = 6/2).
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Figure B.3: Magnitude threshold voltage of p- and n-MOSFETs versus the forward bodybias voltage.
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Figure B.4 and B.5 show the variation of threshold voltage, VT with
( | φo | − | VSB − φo | ) for p- and n-MOSFETs, respectively. The plot is obtained from the

following MOSFET threshold voltage equation
VT = VTO + γ ( | −φo + VSB | − | φo | )

where the surface potential,

(B.3)

φ o = 2φ F . The slope of the linear plots in Figs. B.4 and B.5

gives the body-effect coefficient (or body factor).
Table B.1 summarizes the measured model parameters on fabricated n- and pMOSFETs and the corresponding parameters available through MOSIS. A close
agreement is obtained. All model parameters could not be extracted due to practical
limitations.
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0.25

0.3

Table B.1 A comparison of measured MOSFET model parameters with the MOSIS level
3 MOS model parameters.
Parameters

VTO

µCox
2

φo
γ

n-MOSFET

p-MOSFET

MOSIS

Extracted

MOSIS

Extracted

0.56 V

0.50 V

0.79 V

0.60 V

12.1

µA
V

2

13.8

µA
V

2

35.3

µA
V

2

34.7

µA
V2

0.61 V

0.7 V

0.82 V

0.9 V

0.70 V

0.57 V

0.49 V

0.52 V
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APPENDIX C
MEASURMENT of AMPLIFIER PARAMETERS [35]
Figure C.1 shows a model of a non-ideal operational amplifier. Cid and Rid form
the finite differential input impedance. The output resistance is modeled by Rout. The
common mode input resistances are modeled by the resistor, Ricm. VOS is the input offset
voltage. IB1 and IB2 are the input bias currents. The common mode rejection ratio (CMRR)
is modeled by the voltage controlled voltage source. The op-amp noise is modeled by two
noise sources, the voltage noise generator, en2 and the current noise generator, in2. In the
following sections, measurement techniques used in extraction of amplifies parameters
are described.
C.1

Op-Amp Input Off-set Voltage (VOS):
Input offset voltage is defined as the output off-set voltage divided by the gain of

the amplifier when difference in the input voltage is zero. Figure C.2 shows the circuit
configuration for measuring the input-offset voltage. In Fig. C.2, negative terminal of the
amplifier is connected to the output in a unity gain configuration. Thus the input off-set
voltage is transferred to the output of the amplifier which implies that the measured
output voltage is equal to the measured input off-set voltage.
C.2

Common Mode Rejection Ratio (CMRR)
The CMRR is defined as follows:

CMRR =

Adm
Acm

(C.1)

where Adm and Acm are pure differential mode gain and common mode gain, respectively.
Figure C.3 shows the configuration for measuring the Acm.
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Figure C.1: A non-ideal operational amplifier.
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Figure C.2: The Input off-set voltage, VOS measurement.
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Figure C.3: The pure common mode gain, Acm measurement.

.
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C.3

Power Supply Rejection Ratio (PSSR)
The power supply rejection ratio (PSSR) is defined as the product of open loop

gain of the amplifier and ratio of the change in power supply divided by the change in the
output voltage which is caused by the change in the power supply voltage. A small signal
is inserted in series with the power supply voltage to measure PSRR as shown in Fig. C.4.
PSSR can be calculated using the following equation:
PSRR =

∆VDD
Av .
∆Vout

(C.2)

Eq. (C.2) can be re-written for the PSSR calculation for the amplifier in a unity gain
configuration shown in Fig. C.4.
PSRR + =

vdd
and
vout

(C.3)

PSRR − =

vss
.
vout

(C.4)

C.4

Input Common-Mode Range (ICMR)
ICMR specifies the range of input common-mode voltage over which the

differential amplifier continues to sense and amplify the difference signal with the same
gain. Figure C.5 shows the ICMR measurement configuration where the amplifier is used
in the unity-gain configuration. The ICMR is obtained from the linear past of the transfer
curve, where the slope is unity, vout/vin = 1.
C.5

Slew Rate (SR)
Slew rate is defined as the rate of change of the output voltage. It is related to

current sourcing or sinking capability of the amplifier. A unity gain configuration is used
to measure the slew rate. With a square wave form input whose step is sufficiently large
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Figure C.4: PSRR measurement.
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Figure C.5: ICMR measurement.
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(> 0.5 V) is applied, the output of amplifier will slew since amplifier needs enough
current to charge and discharge the load capacitor. The slew rate is determined by the
slope of the output wave form. The slope of the rising output is SR+. The slope of the
falling output is SR-. Figure C.6 shows the configuration of amplifier for measuring SR.
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Figure C.6: Configuration of amplifier for measuring SR. RL and CL are included for the
output loading during slew rate measurements.
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